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Abstract
Improvements on imaging resolutions of Earth Observation satellites have dramatieally inereased 
the volume of the captured imaging data. To mitigate the limited on-board data memory and 
transmission bandwidth, on-board image compression becomes the most critical requirement.
A comprehensive survey of on-board image compression systems is presented, including their 
algorithms and implementations, followed by analysis and development trends. Based on this, a 
new architecture of an on-board real-time compression system is proposed. The architecture 
features intelligent pre-processings and different types of compression. The Brightness Difference 
Compensation (BDC) technique brings significant improvements to both lossless and lossy 
compression. The gradient image based phase correlation (GradPC) inter-band registration 
technique is very accurate and more robust reducing the failure rate from 44% down to 13%. The 
failure detection mechanism of GradPC can also function as a simple two-type classifier.
A new efficient lossless image compression scheme is proposed. An embedded BDC technique is 
introduced which is less complex but achieves comparable performance to BDC. The new V-scan 
facilitates the advantages of both multidimensional prediction and independent coding on a small 
region. The introducing of spectral gradient enables an efficient switching between intra-band 
coding and inter-band coding mode of the multidimensional predictor. The nearly constant 
compression performance on the varying size of independent coding region brings high error- 
resilienee ability on the small size end.
A new configurable high-level hardware-aeeelerator model is able to generate the most efficient 
hardware implementation for a particular application scenario. Two new algorithmic optimization. 
techniques - supreme quantization and multiplier-free, are applied to this model, which reduce 
implementation resources and power consumption. A fully pipelined design achieves real-time 
processing ability with a throughput of more than 150 Msamples/second.
A reconfigurable LEONS-based System-on-Chip (SoC) platform is proposed for imaging payload 
control and data processing, featuring reconfigurability, high flexibility and redundancy. The 
developed lossless compression core is integrated as a hardware accelerator in the SoC. Two 
demonstration systems provide a proof of correctness for the compression operation and the real­
time compression capability of the SoC.
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1 Introduction
Space, sometimes called outer space, is defined as everything more than 100 km above the Earth's 
surface. A spacecraft, either unmanned or manned, is a vehicle designed to operate in space. 
Spacecraft orbiting the Earth is a satellite. Space exploration starts from the successful launch by 
the Union of Soviet Socialist Republics (USSR) of the first satellite - Sputnik-1 on October 5, 
1957. From then on, spacecraft have been designed for a variety of applications, which include 
communication. Earth observation (EO), meteorology, navigation, planetary exploration, space 
tourism, and military uses. This project only considers spacecraft having imaging payloads, with 
most of them being designed for EO, planetary exploration, etc..
Small satellites, especially micro-satellites, whose major advantage is their cost effectiveness, are 
becoming more and more popular for EO missions. In Low Earth Orbit (LEO), they are able to 
obtain images of the Earth’s surface with Ground Sampling Distance (GSD) down to Im or even 
less.
Surrey Satellite Technology Ltd. (SSTL), a spin-out company from the University of Surrey, 
which was then acquired by EADS Astrium on the 31 December 2008, is the global leader in 
small satellite design and manufacturing. The Disaster Monitoring Constellation (DMC) [1], 
initialled and developed by SSTL, is the first EO constellation, consisting of five low-cost small 
satellites - AlSAT-1, BILSAT-1, NigeriaSat-1, UK-DMC and Beijing-1. These DMC satellites 
jointly provide daily images of any point on the globe for many applications including disaster 
monitoring. DMC has been providing disaster relief organisations routinely with images of areas 
stricken by disasters such as UK floods in 2007, Philippines oil spill in 2006, USA hurricane 
Katrina in 2005, and Asian Tsunami in 2004.
1,1 Motivation
An EO satellite could work on its own or as part of a constellation, to observe the Earth from its 
orbit for environmental/disaster monitoring, meteorology, map making and etc. Figure 1-1 (a) 
shows an image captured by the “RapidEye” five-satellite constellation [2], launched in August 
2008. The RapidEye miero-satellites produce multispectral (MS) imagery on five spectral bands 
at 5-metre GSD, and are designed and manufactured by SSTL. The image in Figure 1-1 (a), which
1
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shows an area of Griffith, New South Wales, Australia, is acquired on December 25, 2008 by 
TROCHIA (RapidEye 3).
m
Figure 1-1: Two Earth Observation Satellite Images of Griffith, New South Wales, Australia (Courtesy of
RapidEye AG, and DigitalGlobe via GoogleEarth)
Figure l-l(b) shows another image of the same location but captured by the “QuickBird” satellite 
on February 4 2007. QuickBird - launched in October 2001, which belongs to the US commercial 
company - DigitalGloble, produces multispectral imagery on four bands at 2.4-metre GSD and 
panchromatic (PAN) imagery at 61-centimetre GSD. From Figure 1-1 (a), it is good enough to see 
the layout of vegetation blocks, roads, big buildings etc.. On Figure l-l(b), smaller objects 
become visible, like footpaths or even cars in the parking slot or on the road.
Table 1-1: Feature Comparison of State-of-the-art Earth Observation Satellites
Name (Organization) Launch Date Size & Mass Sensors
RapidEye
(Germany:
SSTL/RapidEye AG)
Aug. 2008 1 mx 1 mx 1 m 
150kg
MS 5 bands (5 m)
QuickBird 
(US: DigitalGloble)
Oct. 2001 3 m in length; 
950kg
Pan (61 cm)
MS 4 bands (2.4 m)
Spot-5
(France: CNES)
May 2002 3.1x3.1x5.7m; 
3000kg
Pan (2.5 m)
MS 3 bands (10 m)
PLEIADES-HR 
(France: CNES)
Scheduled 
in 2010 1000kg
Pan (0.7 m)
MS 4 bands (2.8 m)
World View-2 
(US: DigitalGloble)
Scheduled 
July 2009
4.3m tall; 2.5m across 
2800kg
Pan (46 cm)
MS 8 bands (1.84 m)
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DigitalGloble is planning to launeh a more advaneed satellite - “Worldview-2” in 2009. A 
eomparison of these state-of-the-art Earth observation satellites is given in Table 1-1. The 
RapidEye satellites, weighing around 150kg, elassified as small satellites, are mueh eheaper than 
four other large satellites, with compromised imaging resolution.
The image data volume is determined by a combination of several instrument eharaeteristics, as 
shown in the equation below:
Data Volume oc Sw ath * BitD epth  * (1-1)
where
• Sw ath  is the width of the area whieh the satellite is monitoring. The area is generally a 
strip of the Earth’s surface along the satellite’s path.
• GSD represents the spatial resolution and is defined as the size of the square on the
ground that is sensed with one detector unit (i.e. one pixel of the resulting image). GSD is
also interpreted as the “pixel size on ground”.
• EitDepth represents the radiometrie resolution (or quantization) and is defined as the
number of bits used to represent eaeh pixel of the resulting image;
• ^bands represents the spectral resolution and is defined as the number of speetral bands 
sensed by the satellite.
Satellite imaging payloads, mostly operate on a store-and-forward meehanism, whereby the 
eaptured images are stored on board and transmitted to the ground station later on. With the 
increase of the swath width, spatial resolution and spectral resolution, satellites are faeed with the 
neeessity of handling an extensive amount of imaging data, as illustrated by the improvement of 
WorldView-2 over Quiekbird in Table 1-1.
DMC satellites [1] offer 32-metre GSD multispeetral imaging over a 600 km swath. Beijing-1 [3], 
the latest satellite of the DMC constellation, eombines the basie DMC payload with a 4-m GSD 
panehromatie instrument, to provide eontinuity of DMC data and to carry out systematic mapping 
at a higher resolution.
There are plans to advance the DMC eoncept fiirther. The DMC roadmap envisions developing 
high-resolution eapability to eventually provide hourly or near real-time surveillanee [4-7]. All 
these technological advancements lead to an increasing data volume. At the time of writing this 
thesis, the seeond generation of DMC (DMC-2G) is under development, ineluding Deimos-l[8], 
and UK-DMC-2[9], whieh are equipped with wide-swath three-band multispectral imagery at a 
higher resolution (660 km swath with 22-m GSD at nadir). Beside the medium resolution (32-m 
GSD) four-band multispeetral imager, NigeriaSat-2 [10], based on a more advaneed platform, will 
also earry a very high-resolution imager eombining a four-band multispectral imager with 5-m
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GSD and a panchromatic imager with 2.5-m GSD, The five identical small satellites of the 
RapidEye constellation have already advaneed the multispeetral imagery to five spectral bands at 
5-m GSD [2],
On-board Image compression could virtually increase the on-board storage, downlink bandwidth 
and contact time. Moreover, it could reduce considerably the energy spent on data storage and 
data transmission. On-board image compression compensates for the limited on-board resources, 
in terms of mass memory and downlink bandwidth. It provides a solution to the “Bandwidth 
versus Data Volume” dilemma of modem Earth observation spacecraft, whieh requires 
transmission to ground station of an extensive amount of imaging data [11]. Therefore, 
compression is becoming a very important feature in the payload/image processing unit of EO 
satellites.
Most Earth observation satellites are launched into a Sun synchronous LEO orbit, and have 
contact time with the ground station below 15 minutes four times a day. The TopSat satellite [12, 
13] is taken as an example here, with specifications of the imaging payload listed in Table 1-2. 
From the data in this table, the following conclusions could be derived. The mass memory could 
only hold four full size images. It takes around A  ^6Q QM hits/llM hps = A m inu tes  to 
download these four full size images. By assuming all contact time being used to download 
images, it is possible to download A * lSm in /{A im ges/A m in) = 60 images per day. But due to 
the on-board data storage limitation, it is only possible to download Atim es * A im agesj 
storage  = 16 images per day. However, if the images are compressed in lossless with a 
compression ratio of 2.5, it is possible to download 40 images per day. Furthermore, this number 
increases to 320 images per day when using lossy compression with a compression ratio of 20.
Table 1-2: Specifications o f TopSat Imaging Payload
GSD (5m M S/2.5m PA N )
TopSat Image Size 600Mbits each image at full size
(Oct. 2005) Downlink 11Mbps (X-band)
Contact Time 15min, 4 times a day, at maximum
Mass Memory 2.4Gbits
Image compression can be lossless, near lossless or lossy. For lossless image compression, the 
reconstructed image after decompression is exactly the same as the original image. While with 
lossy compression, some information will be lost during the process of compression. The loss will 
damage the image data, the amount of damage being dependent on where and how mueh 
information has been lost. The data loss of near-lossless compression is constrained below a small 
value. For high-value image data or scientific imaging data, lossless or near-lossless compression 
is preferred. The Compression Ratio (CR) depends greatly on the compression algorithm and the 
content and dynamic range of an image. CR of lossless or near-lossless compression is not good
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enough for some applications having strong requirements for data reduction. In this ease, lossy 
image data compression is a must. Therefore, both lossless and lossy image data compression are 
covered in this thesis.
1.2 Objectives and Scope of the Research
The goal of this research is to design an efficient on-board real-time image compression system, 
capable of lossless and lossy compression, which is suitable for usage in an imaging payload of 
future EO missions. In such system, image data continually coming out of camera is compressed 
in real-time prior to storage or downlink.
A large number of image compression algorithms have been prevalently used in the past several 
decades for image archiving, image sharing, or embedded image viewing on the Internet. 
However, they have not been applied so extensively to the imaging payloads on board satellites. 
This thesis presents a new on-board image compression system for panchromatic and 
multispectral image data, with both lossy and lossless compression supported. This system has 
low complexity in terms of hardware implementation, but also features good performance in 
terms of compression efficiency, for example large compression ratio for lossless compression.
The research presented in this thesis addresses the problem of managing the excessive volume of 
imaging data faced by current and fiiture space missions, more specifically Earth Observation 
small satellites, for instance DMC and DMC-2G satellites. This is a complex problem, whieh 
requires a system-level solution and the actual image compression process is only one part of it. 
There are many more questions that need to be understood and answered, such as:
• how the imaging data is captured;
• what features of the imaging data would contribute to the compression system;
• what pre-processing tasks are necessary to provide valuable direetions to the subsequent 
compression task;
• what algorithms would allow the system to achieve as mueh data reduction as possible 
while retaining as much useful information as possible;
• how to measure the quantity of the useful information preserved in the compressed data;
• what algorithms would be suitable for space applications, providing specific functionality 
like error-resilienee;
• what platform is preferred for a hardware implementation featuring high-speed, low-eost, 
low-power and SEU mitigation;
• and how to effectively implement the compression system on the selected platform.
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All these questions are to be answered via a comprehensive investigation of the state-of-the-art 
and then they are to be addressed applying novel research methods and techniques.
The spatial non-uniformity existing in some raw satellite images should be removed, as it reduces 
the spatial correlation and undermines the performance of some compression algorithms. An 
inter-band registration is necessary to remove the misalignment of spectral bands, for the 
subsequent spectral decorrelation and inter-band coding. For an image compression algorithm, a 
smaller independent coding region makes it more robust to errors introduced by the harsh 
environment. Most importantly, all these on-board processing modules should operate 
autonomously and be robust. As explains the robustness, the processing should be able to tolerate 
some interrupts from hostile environment, and its functionality must be restored if affected, as 
satellites are not available for repair after launeh.
Hardware implementation enables the desired real-time processing, due to parallel processing, and 
faster execution. Based on a literature review (given in Section 2.4), Field Programmable Gate 
Arrays (FPGAs) are chosen as the platform for hardware implementation. This thesis will also 
address how effectively to translate an image compression algorithm into a hardware design. The 
final hardware module should feature low power, high speed and small chip area. Power efficient 
design, which is very critical especially to micro- or nano-satellites, is another aspect of this 
research work. Single Event Upsets (SEU), whieh are induced by high-energy particles in the 
harsh environment of space, is a common problem faced by on-board data processing tasks. So 
how to mitigate these effects is also one of the design considerations. Finally, in order to address 
the requirement of fixing bugs or upgrading the compression algorithm remotely in space, re­
configurability of the on-board compression system is necessary.
1.3 Novelty of the Research Work
The following research outcomes meet the above objectives and provide novel contributions to 
the state-of-the-art by:
O A systematic review of the existing image compression systems across a large set of space 
missions is carried out, followed by an analysis of algorithms and hardware implementations 
and a summary of development trends.
O A new arehiteeture of an on-board image compression system is proposed, which consists of 
a number of modules such as tiling, radiometric calibration, inter-band registration, spectral 
decorrelation, different types of compression, etc.
Z> A  new automatic and robust inter-band registration technique is proposed, which is able to 
function as a simple two-type classifier.
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O An efficient lossless image compression algorithmic scheme for panchromatic and 
multispectral images based on the Consultative Committee for Space Data Systems (CCSDS) 
Lossless Data Compression recommendation is developed.
O A  new configurable high-level hardware accelerator model of the lossless compression 
algorithm is developed, which is able to generate the most efficient hardware implementation 
for a particular application scenario.
O Two novel optimization techniques - supreme quantization and multiplier-free, for the 
hardware accelerator design are proposed.
Z> Software modelling of a candidate lossy image compression algorithm (CCSDS-E)C) in 
Matlab is carried out.
O A reconfigurable System-on-Chip (SoC) design for payload control and data processing, 
integrating the lossless compression hardware accelerator is implemented.
O The correctness for the compression core operation and the real-time compression capability 
of the SoC is verified via two demonstration systems.
1.4 Publications
The results of this thesis are reported in one journal and seven conference publications. A list of 
the published and submitted papers related to this thesis is given below.
Journal Papers
1) G. Yu, T. Vladimirova, M.N. Sweeting, "Image Compression Systems on Board Satellites," 
Acta Astronautica, vol. 64, pp. 988-1005, 2009, DOI: 10.1016/i.actaastro.2008.12.006
Conference Papers
1) G. Yu, T. Vladimirova, M.N. Sweeting, "A New Automatic On-Board Multispectral Image 
Compression System for Leo Earth Observation Satellites," in Proceedings o f 15th International 
Conference on Digital Signal Processing, vol., no., pp.395-398, 1-4 July 2007,
DOT: 10.1109/ICDSP.2007.4288602
2) G. Yu. T. Vladimirova, M.N. Sweeting, "Autonomous Band Registration for On-Board 
Applications," in Proceedings o f2007 IEEE International Conference on Signal Processing and 
Communication, vol., no., pp. 1327-1330, 24-27 Nov. 2007, DOI: 10.1109/ICSPC.2007.4728572
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*3) G. Yu. T. Vladimirova, X. Wu, M.N. Sweeting, "A New High-level Reconfigurable Lossless 
Image Compression System for Space Applications", in Proceedings o f NASA/ESA Conference on 
Adaptive Hardware and Systems (AHS-2008), pp. 183-190, 22-25 June 2008, ESTEC, Noordwijk, 
The Netherlands, DOI: 10.1109/AHS.2008.56
4) G. Yu. T. Vladimirova, M.N. Sweeting, "An Efficient On-board Lossless Compression Design 
for Remote Sensing Image Data", in Proceedings o f 2008 IEEE International Geoscience & 
Remote Sensing Symposium, pp.II-970-II-973, 7-11 July 2008, Boston, Massachusetts, U.S.A., 
DOI: 10.1109/IGARSS.2008.4779158
5) X. Wu, C. Bridges, G. Yu. T. Vladimirova, "System-on-Chip Design for Data Handling On­
board Small Satellites", in Proceedings o f 59th International Astronautical Congress 2008, ref: 
IAC-08.D1.2.9,11 pages, 29 Sept. - 3 Oct. 2008, Glasgow, Scotland
6) T. Vladimirova and G. Yu. “An Image Compression System for Earth Observation Satellites” 
in Proceedings o f International Conference on Design and Architectures fo r  Signal and Image 
Processing, DASIP 2008, pp. 192-199, 24-26 November 2008, Université Libre de Bruxelles, 
Belgium.
7) G. Yu. T. Vladimirova, M.N. Sweeting, "FPGA-based On-Board Multi/Hyperspectral Image 
Compression System", to appear in Proceedings o f 2009 IEEE International Geoscience & 
Remote Sensing Symposium, 13-17 July 2009, Cape Town, South Africa, Invited Paper.
(* Best Student Paper Award)
1.5 Structure of Thesis
The structure of this thesis is as follows:
Chapter 2 reviews satellite imaging systems, and compression algorithms for natural, 
panchromatic, and multispectral satellite image. Hardware implementations are discussed, and 
candidate platforms such as general-purpose computer (GPC), Digital Signal Processor (DSP), 
Application Specific Integrated Circuit (ASIC), and FPGAs are considered. SEU mitigation and 
power optimization techniques are also discussed.
Chapter 3 gives a comprehensive survey of compression systems on-board current or near future 
space missions, by focusing on the algorithms used and how they are implemented. Analysis and 
development trends are then discussed.
Chapter 4 presents a new on-board image compression system featuring intelligent pre-processing, 
spectral decorrelation, and a choice of lossless or lossy compression. The pre-processing blocks 
include radiometric calibration, registration, change detection, and classification. Radiometric
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calibration and inter-band registration are introduced in detail. Then evaluations of the 
performance of the proposed system are presented based on extensive testing with panchromatic 
and multispectral satellite images.
Chapter 5 presents a new efficient lossless image compression scheme by combing a new V-scan 
technique, modified multidimensional prediction methods, an embedded Brightness Difference 
Compensation (BDC) radiometric calibration technique, and CCSDS Lossless Data Compression 
(CCSDS-LDC) [14]. Comprehensive testing results on satellite test images are presented and the 
relation of compression performance to compression algorithms, scan schemes, radiometric 
calibration techniques, and different sizes and shapes of independent coding region is discussed. 
The performance of the interband coding is also evaluated. Finally, a Matlab modelling of the 
CCSDS Image Data Compression (CCSDS-IDC) algorithm for lossy image compression is 
introduced.
Chapter 6 firstly presents algorithm-level optimizations to the proposed lossless compression 
system. Then a high-level configurable hardware accelerator design and resulting 
implementations are discussed. Demonstration system on a Spartan-3 FPGA board is then 
presented.
Chapter 7 presents a reconfigurable 32-bit SPARC V8 LE0N3-based SoC platform for imaging 
payload control and data processing. The SoC demonstration system on a Virtex-4 FPGA board is 
then introduced.
Finally, Chapter 8 summarises the research work and presents main findings. Future potential 
research work, including continuation of this research, is also suggested in this chapter.
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2 Literature Review
This chapter reviews the background and state-of-the-art work relevant to the body of research. 
Section 2.1 addresses satellite imaging system, taking as an example the DMC imaging system, 
which consists of a sensor, image capture mechanism, processing unit, data storage and a 
downlink transmitter. An overview of image compression algorithms for panchromatic and 
multispectral images is given in Section 2.2. The evaluation factors for image compression 
performance are discussed in Section 2.3. Section 2.4 discusses the possible platforms and related 
techniques for hardware implementation.
2.1 Satellite Imaging System
Nowadays EO satellites are a popular platform for remote sensing. Before the space age, remote 
sensing was done exclusively with photographic cameras. The so-called aerial photo emerged in 
the 1850's, with pictures taken from a tethered balloon. The first aerial photographs were obtained 
by a French photographer, Gaspard Felix Toumachon, from an altitude of about 80 m over Paris, 
on October 23, 1858 [15].
The first imaging satellites, like the US CORONA and USUR Zenite-2 missions [15], were 
equipped with film-based cameras. The National Aeronautics and Space Administration (NASA) 
missions brought back only the film capsular, while the Russians returned it back as part of a 
complete relaunchable module. Film in space is now driven out of use by solid-state imagery.
The satellite payload imaging system generally comprises the whole process from capturing an 
image to successfully downloading it, including the sensor, image processing unit, data memory 
and downlink unit. This section briefly introduces general satellite imaging techniques, and the 
imaging system of the S STL DMC satellite platform.
2.1.1 General Satellite Imaging Techniques
In this section, imaging sensors are introduced first, followed by two scanning techniques of 
optical imaging system.
10
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2.1.1.1 Imaging Sensors
Imaging sensors comprise of two types: passive sensors and active sensors. Passive sensors, 
mainly optical sensors, can work only when there are natural energies reflected off or emitted 
from the target, while active sensors, for example Synthetic Aperture Radar (SAR) [16], provide 
their own energy source to illuminate the target. With SAR imaging, a microwave signal, which is 
sent out from a transmitter on a satellite platform, is reflected off the Earth surface target and 
returns back to a receiver on the same or another satellite platform. These active sensors offer the 
capability to obtain measurements anytime, regardless of the time of day or season. However, 
SAR consumes a large amount of power to carry out the whole imaging process. The received 
SAR signal is measured as a combination of phase and amplitude data that after processing form a 
single-look complex radar image of the ground surface. SAR data processing and compression are 
different to those of optical imaging data. In this thesis, SAR data is not considered.
The most popular optical sensors used nowadays are solid-state imagers, for example, charge 
coupled device (CCD) imagers. CCDs have been the dominant and proven technology for the 
solid-state imager. CCDs gave superior image quality with high quantum efficiency, low-level 
noise, and high flexibility at the expense of system size. CMOS/APS (Complementary Metal- 
Oxide Semiconductor/Active Pixel Sensor) [17] represents an alternate approach to the CCD- 
imaging concepts. The CMOS/APS sensors not only contain the actual photosensitive elements, 
but also other processing circuitry, ranging from in-pixel buffers and amplifiers up to application- 
specific computational pixels, for its easy integration on a single silicon. This integration reduces 
the total system cost, including area and power, but at the expense of image quality and flexibility.
2.1.1.2 Image Scanning Techniques
Two popular solid-state electronic imaging concepts are presented below.
Whisk-broom scanning — an optomechanical design where imaging occurs from side to side in 
the cross-track direction of a spacecraft orbit, typically via an oscillating mirror. Thus two- 
dimensional imagery can be recorded through the combination of the moving of the platform and 
the rotating of mirror scanning perpendicular to the flight direction, as shown in Figure 2-1 [18].
Push-broom scanning — an optoelectronic design where imaging occurs in parallel for all linear 
detector cells in the cross-track direction. As shown in Figure 2-2 [18], push-broom scanner has 
no mechanical scanning mirror but with a linear array of solid semi-conductive elements which 
enables it to record one line of an image simultaneously.
11
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Motor
Rotating 
Scan Mirror
Instantaneous 
Field of View
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Ground 
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Figure 2-1: Schematic Diagram of Data Acquisition by Whisk-broom Scanner[18]
Linear Detector Array
Ground ’ 
Resolution 
Cell
Figure 2-2: Schematic Diagram o f Data Acquisition by Push-broom Scanner[18]
2.1.2 DMC Imaging System
The DMC [1], developed by SSTL, is the first EO constellation, consisting of five low cost small 
satellites - AlSAT-1, BITS AT-1, NigeriaSat-1, UK-DMC and Beijing-1. With a moderate GSD of 
32 m in three spectral bands, it is possible to provide daily global coverage, while each spacecraft 
is able to access 600km of swath.
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T he im ager com prises six lens and sensors, configured in  tw o banks w ith  th ree o f  them  on each 
bank, as show n in  F igure 2-3. T hey  are called port bank and starboard  bank, or called prim ary 
bank and secondary bank  in this thesis. T hese tw o banks are m ounted w ith  an  angle o f  
approxim ately  12°, and field  o f  view  from  each bank is 26.6°. T he im ages are taken line-by-line 
w ith  the push-broom  scanning technique. These tw o banks scan tw o adjacent strip areas along 
spacecraft m ovem ent, to have a nearly  doubled swath. T here is a sm all overlap o f  approxim ately  5%  
to aid im age stitching, as show n in F igure 2-4.
Figure 2-3; SSTL DM C M ultispectral Imager [1]
S p acecraft
motion
Bank 0
Bank 1 
(starboard)
Pixel 1 0 ,0 0 0P ixel Cr
P ixel 1 0 ,( Pixel 0
Overlap
region
Figure 2-4: SSTL DMC M ultispectral Two-Bank Imaging Model [19]
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Each sensor is a customized Kodak linear CCD sensor with over 10,000 pixels measuring 7><7pm 
each. The complete instrument provides 20,000 pixels in the standard LANDSAT bands 2, 3 and 
4 (Green: 0.52-0.62 pm. Red: 0.63-0.69 pm and Near Infra-Red: 0.76-0.9 pm) [1].
After an image is scanned, the data is stored in on-board mass memory, which is called Solid 
State Data Recorder (SSDR). Two primary SSDRs are configured to provide 4 Gbit each, and a 
secondary data recorder provides an additional 1 Gbit. Each camera bank is cross-connected, to 
these three SSDRs in a redundant approach, as shown in Figure 2-5. Each bank can be powered 
separately, allowing flexible on-board power management. The primary SSDRs are based around 
a Motorola PowerPC processor, and have the capability to carry out significant part of payload 
scheduling tasks and some on-board image proeessing tasks. The secondary data recorder is based 
on an Intel StrongArm processor, providing redundancy through an alternative technology. 
Software windowing functions are employed allowing the whole or only sections of the full swath 
to be stored [1].
Payload
3-bands
MS
Cam era
¥  f
TX1
S-band
MS
SSDR
CAN CAN
OBC
f
MUX
TX
Ca
MS
mera
CAN
From OBC
Multispectral 
Solid State 
Data recorder 
Control Area 
Network 
On Board Computer 
Multiplexer 
Transmitter
TX2
S-band
CAN
Antenna
Figure 2-5: SSTL DMC Multispectral Imaging, Storing and Transmitting System [1]
When ground station is in the view of the satellite, it can download the images that were requested, 
captured and then stored in the on-board memory. Two S-band downlink modules are employed
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for data return in a redundant approach. The downlink consumes 4W Radio Frequency (RF) 
power, and operates at 8Mbps. Quadrature Phase-Shift Keying (QPSK) modulation is used, with 
half-rate eonvolutional coding [ 1 ].
Each channel of the DMC imager receives a prelaunch radiometric calibration, which provides a 
set of parameters, enabling the adjustment of the signal response of each channel to minimise 
fixed pattern pixel-to-pixel variation. When satellite in orbit, calibration images are acquired on a 
regular basis over area with known features of iee sheets or dark oeeans. Each year a campaign is 
undertaken in eollaboration with the University of Arizona to reference the imagers’ responses 
against the absolute radiance, at top of the atmosphere, of a large ground target [19].
2.2 Image Compression
Entropy is defined as the quantity of information eontained in a source. It gives a theoretical 
boundary for lossless compression, which is expressed by the lowest eompression bit-rate per 
pixel. The computation of Entropy depends on the statistical nature of the source. Ideally, it 
requires an infinite-order probability model [20], but its computation is not practically realistic. In 
practice, the eompression only ean get as elose to the entropy as possible [21].
Removing part or near all of intrinsie correlations (i.e. redundaneies) is the process of 
compression. There are several types of redundancy in an image, such as spatial redundancy, 
statistical redundancy, and human vision redundancy.
a) Spatial redundancy: There exists the spatial redundancy, if one pixel’s information ean be 
partially inferred from neighbouring pixels’. Spatial deeorrelation methods, for example 
prediction or different types of transform, are able to remove the spatial redundancy. Prediction is 
to predict the current pixel value from neighbouring pixels’. For example, the Differential Pulse 
Code Modulation (DPCM) method is a typical prediction based technique. The other technique is 
the transformation of the image from spatial domain into another domain, by applying, for 
example, Diserete Cosine Transform (DCT) or Diserete Wavelet Transform (DWT).
b) Statistical redundancy explores the probability of symbols. The basis theory is to assign short 
eodewords to high probability symbols, and long codewords to low probability symbols. Huffman 
and Arithmetic coding are two typieal teehniques to remove the statistical redundancy. These two 
techniques are trying to reaeh the entropy based on a memoryless model. Therefore, they are 
generally elassified as entropy coder.
e) Human vision redundaney explores the fact that human eyes are not so sensitive to high 
frequency contents. Removing human vision redundaney is normally achieved by quantization.
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with high frequency elements being over quantized or even deleted, as is with a lossy 
compression process.
Besides these three types of redundancy, there is another one - spectral correlation, existing 
among speetral bands of multispeetral images. This speetral redundaney can be reduced via 
interband predietion or a transform in spectral domain, such as DCT, DWT, or Karhunen-Loeve 
Transform (KLT) (please refer to Appendix A for detail). Interband prediction is widely adopted 
for lossless multispeetral image eompression. KLT coneentrates the energy of multispeetral 
images to a number of significant bands with high variances, while a number of least signifieant 
bands eonsist of high frequency elements and noise. It is reasonable to compress those least 
significant bands in a higher degree or even discard them completely. If only a number of 
beginning bands are kept for subsequent processing, it is called PCA (Principle Component 
Analysis).
2.2.1 Panchromatic Image Compression
A typieal architeeture of a panchromatic (i.e. two-dimensional) image compression algorithm 
consists of spatial decorrelation, which is followed by quantization (optional: presence for lossy 
compression) and an entropy coding, as shown in Figure 2-6.
Spatial decorrelation Quantization 1— ► Entropy coder
Figure 2-6: Typical Architecture o f Image Compression Algorithm
According to different teehniques applied during the stage of spatial decorrelation, compression 
algorithms are separated into prediction, DCT and DWT based techniques:
• Predietion based compression methods include DPCM [22, 23], Adaptive DPCM [24], 
CCSDS Lossless Data Compression (CCSDS-LDC) [14], Lossless JPEG [25], JPEG-LS 
[26] and Context-based Adaptive Lossless Image Codec (CALIC) [27]. JPEG-LS has a 
Median Edge Detector (MED) predictor, while CALIC utilizes a Gradient-Adjusted 
Prediction (GAP) predictor.
• DCT based eompression methods inelude JPEG-baseline [25] and some speeifically 
designed DCT compression methods.
• DWT based compression methods include JPEG2000 [28], Embedded Zerotree Wavelet 
(EZW) [29], Set Partitioning In Hierarehieal Trees (SPIHT) [30], CCSDS Image Data 
Compression (CCSDS-IDC) [31] and some specifieally designed DWT compression 
methods.
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Block Truncation Coding (BTC) [32] algorithm is a special case, which does not fit into any of 
these three types of techniques mentioned above. The spatial decorrelation and the quantization 
are in one process, where a two-level quantizer is applied to every small block divided from the 
original image. For each small block, the bitmap resulting from the quantizer is forwarded with 
the mean and standard deviation. This technique has been mainly used in early missions of SSTL.
The Consultative Committee for Space Data Systems (CCSDS) is an international group 
dedicated to providing technical solutions to common problems faced by member space agencies, 
such as NASA, European Space Agency (ESA), etc.. Two compression algorithms have been 
recommended by CCSDS. The first one is the CCSDS Lossless Data Compression (CCSDS- 
LDC), which has been widely used in many missions. The second one is the CCSDS Image Data 
Compression (CCSDS-IDC) for image data compression, whieh is a recent recommendation.
CCSDS-LDC - In May 1997, CCSDS published a recommendation standard for lossless data 
compression, whieh is an extended Rice algorithm, with added two low-entropy coding options 
[33]. This recommendation addresses lossless source coding. It has widespread applicability to 
many forms of digital data. In particular, the scienee data from many types of imaging or non­
imaging instruments are well suited for the application of this algorithm. The algorithm consists 
of two separate functional parts: a preprocessor and an adaptive entropy eoder [14]. The pre­
processor de-eorrelates a block of]  data samples and maps them into symbols suitable for the 
subsequent entropy coding stage. The entropy coding module is a collection of variable-length 
coding options operating in parallel on every block of those symbols. Each coding option is the 
nearly optimal entropy coding method for a particular geometrically distributed source [34]. The 
coding option achieving the highest compression is seleeted for the entropy coder. The 
eompressed data of this coding option are forwarded along with an ID bit pattern to inform the 
eoding option to a decoder. As a best coding option is selected for every bloek, the algorithm 
adapts to the changing source statistics [14].
CCSDS-IDC - Since 1998, the CCSDS data eompression working group began to assess the 
feasibility of establishing an image compression recommendation suitable for spaee applications. 
The CCSDS-IDC Blue Book was finally produeed in November 2005 [31]. The compression 
technique described in this recommendation can be used for both lossy and lossless eompression. 
It supports both frame-based input formats produeed, for example, by CCD arrays and strip-based 
input formats produeed by push-broom type sensors. An image pixel resolution of up to 16 bits is 
supported. The compressor consists of. two functional parts, a DWT module that performs 
deeorrelation and a Bit-Plane Eneoder (BPE), which encodes the decorrelated data. This 
architecture is similar to that of JPEG2000, but it is claimed that “an early analysis of ASIC 
implementation complexity suggested that the JPEG2000 was at least a factor of two more
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complex” in [35]. According to literature sources [35-38] CCSDS-IDC could achieve 
performance similar to JPEG2000.
Portell [39] has tailored CCSDS-LDC algorithm specifically for images obtained by the Gaia 
mission [40]. Out of general dark background, the bright pixels of “Sky Mapper” have a strong 
dependence with the star magnitude. The star magnitude is estimated on-board and is put into the 
header of telemetry packets. Therefore, such bright pixels can be safely predicted using the 
available star magnitude. For “RVS” data that has a large amount noise, a noise filter is inserted in 
the prediction loop. Due to the restriction of Gaia CPU, a fixed parameter k is taken for the 
Option_k coding options in the coder stage of CCSDS-LDC. A special coding technique is then 
applied to avoid significant deviations brought by the fixed k.
Nunez-Yanez, et al. [41] have developed different statistical models for different types of data, 
such as 1-D data, 2-D image (after a GAP predictor), and video (after a motion estimator). A 
probability estimator and an arithmetic coder follow these models. This technique outperforms 
JPEG-LS on 2-D images, but it is more computationally complex. A throughput of lOOMbits/sec 
is reported, but the resources usage and power consumption for the implementation are not 
included.
2.2.2 Multispectral Image Compression
In this section, the state-of-the-art of multispectral image compression is introduced for lossless 
and lossy compression. A literature survey of the state-of-the-art hyperspectral image 
compression is also included. The main differences between multispectral and hyperspectral 
images are the total number of spectral bands and their spectral resolution.
2.2.2.1 Lossless Multispectral Image Compression
A typical architecture of lossless multispectral image compression algorithms is shown in Figure 
2-7. An interband prediction is the difference to lossless panchromatic image compression. The 
current pixel in the current band is predicted from those casual neighbours already encoded in 
current and reference band(s).
Interband Prediction Entropy eoding>
Current Band Entropy codingInterband Prediction
Reference
Band/Bands
Figure 2-7: Typical Architecture of Lossless Multispectral Image Compression Algorithms
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There is one decision to be made for interband prediction. It is which band(s) are going to predict 
which band. Tate [42] presented a method that is able to find out the optimal band ordering for 
such prediction. This method requires the correlation matrix of all possible pairs of bands. An 
optimal band ordering is derived fi*om this matrix. This process is computationally complex and 
time consuming. Therefore Tate also presented an alternative way, which is to compute a fixed 
band ordering for a class of data, and use that fixed ordering when coding all data sets in that class.
A straightforward and simple band ordering is to use the previous neighbouring band as the 
reference for the current one, and then take the reference band itself as the prediction to the 
current one. This prediction is referred to as “BandDiff ’ in Chapters 4 and 5, signifying that the 
prediction residue is the difference between the current band and the reference one.
Wu and Memon [43] proposed the interband coding extension to CALIC, called interband CALIC 
(this algorithm is called 3D-CALIC in [44]). The switching between intraband and interband 
prediction mode is based on the strength of the correlation between the consecutive bands, as the 
authors believe that correlation between a given pair of bands will vary across the spatial content 
of the image according to the ground conditions in the scene and the properties of the objects 
being imaged. So 3D-CALIC switches back to intraband coding when weak interband correlation 
is found. M-CALIC [44] modified 3D-CALIC exclusively for hyperspectral image compression. 
The interband predictor is always used, as the authors found and verified that a slightly improved 
performance could be obtained. This is because the wavelength resolution of hyperspectral data is 
so high that spectral correlation is strong enough. The prediction estimate is performed using two 
pixels in two previous bands in the same spatial position as current pixel. The prediction 
coefficients are computed using an offline procedure on training data.
Memon, et al. [45] extended the JPEG-LS algorithm to have iriterband and intraband prediction at 
the same time, by switching between them based on local interband correlation intensity and 
prediction errors in the context. Hunt and Rodriguez [46] also extended JPEG-LS to a 3-D domain, 
called LCL-3D. The predictor is based on the assumption that the difference between adjacent 
pixels is similar in contiguous spectral bands.
Rizzo et al. [47] presented an adaptive least-squares optimized prediction technique called 
spectrum-oriented least squares (SLSQ). The predictor is optimized for each pixel and each band 
in a causal neighbourhood of current pixel. They also presented an optimal method for selection 
between an interband and an intraband compression mode called SLSQ-OPT, while SLSQ-HEU 
uses an offline heuristic to select inter or intra mode.
Aiazzi et al. [48] made the joint spatial-spectral prediction be locally adaptive, by using a set of 
predictors and a fuzzy decision rule to yield the predicted pixel value as a combination of the 
output of such predictors. Fuzzy-clustering is employed to identify patterns of pixel intensity
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values occurring within a causal neighbourhood of the current pixel. For each of identified 
clusters, an optimal linear predictor is computed.
Wang et al. [49] proposed a correlation-based conditional average prediction (CCAP) technique. 
The CCAP estimate is a mean of pixels which are in current pixel’s context and whose context 
matches the current pixel’s context.
Abrardo [50] has employed Distributed Source Coding (DSC) to achieve low-complexity lossless 
eompression of hyperspectral images. Each band is taken as a different source; and one band uses 
the previous band as the side information. DSC is low complex at the eneoder side, as there is no 
need to perform modelling during encoding. It is more complex at the decoder side, where 
complexity usually is not an issue on ground station. By employing a scalar eoset code instead of 
trellis channel code, turbo code or a low-density parity-check (LDPC) code, the algorithm has 
significantly further low- complexity with only slightly worse encoding performance.
2.2.2.2 Lossy Multispectral Image Compression
Currently, lossy multispeetral image eompression algorithms generally eonsist of two steps, 
eompression in spectral domain and then in spatial domain. The first step uses PCA or clustering 
strategies to reduce the number of components, and the second step applies some JPEG-like 
eompression algorithms or various Vector Quantization (VQ) techniques on those resulting 
components. Figure 2-8 illustrates the typical architeeture described above.
Bandi
Band]
Band} 2D (JPEG-baseline)
2D (JPEG-baseline)
2D (JPEG-baseline)
Spectral
Decorrelation
(PCA)
Figure 2-8: Typical Architecture of Lossy Multispectral Image Compression Algorithms
Saghri, et al. [51] proposed an algorithm employing this typieal architecture. It involves a one 
dimensional KLT followed by a 2-D DCT-based eompression technique. Images are spectrally 
decorrelated via KLT transform to produce Eigen images. The resulting Eigen images are then 
eompressed using the JPEG-baseline algorithm. Gelli and Poggi [52] presented a method, which 
relies on the segmentation of the image into regions of approximately homogeneous area. Pixels 
are first classified by vector quantizing its spectral response vector, then transform coding 
(KLT+DCT) technique are used later on groups of homogeneous pixels. Lee [53] made another 
advance to KLT+DCT technique. A joint optimization of the quadtree for determining the
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transform block size and the quantizer for encoding the transform coefficients is done in a rate- 
distortion sense.
Dragotti, et al. [54] proposed two compression schemes. The first one is a 3-D transform plus 3-D 
eoding technique, whieh consists of a 3-D transform (DWT in the spatial domain, then KLT in the 
speetral domain) and a 3-D SPIHT encoder (DWT+KLT+3DSPIH). For the second one, after 
taking a spatial wavelet transform, spectral vectors of wavelet coefficients arevector quantized 
and a gain-driven SPIHT is used.
VQ basically consists of two phases: a training phase and a eoding phase. In the training phase, 
similar vectors are grouped into clusters and each cluster is assigned to a single representative 
vector, whieh is called a code vector. In the coding phase, each vector is then eompressed by 
replacing it with the nearest code vector referenced by a simple cluster index [55]. Theoretically, 
VQ is the optimal bloek eoding strategy. However, its computational complexity grows 
exponentially with the block size. Therefore, practical VQ-based techniques are forced to use 
small size of bloek, where the statistical redundancy is only exploited among a small number of 
pixels in current band and/or reference bands [54]. Qian, [55] proposed a fast vector quantization 
algorithm especially for hyperspectral image data compression. Gupta and Gersho, [56] have used 
VQ on spatial blocks, and then the remaining bands are predicted from the Vector quantized 
images. Canta, and Poggi, [57] have presented a similar hybrid scheme based on VQ and address 
predietion.
Kaama, et al. [58] have combined VQ and PCA techniques. Firstly, the image is clustered into a 
number of sets of pixels, with a similar speetral behaviour in each set. Then PCA is applied to the 
cluster table generated in the previous step. The image’s indices to the cluster table, the reduced 
cluster table, and the PCA transformation matrix, are then encoded separately.
Penna, et al. [59] proposed a technique, whieh is a hybrid 3-D wavelet transform for speetral and 
spatial decorrelation in the framework of Part 2 of the JPEG2000 standard, especially for 
progressive eoding of hyperspectral data.
2.3 Evaluation Factors for Image Compression Performance
In this section, general evaluation factors for lossless eompression and lossy eompression are 
firstly presented. The methods of performance evaluation for multispectral image eompression are 
then discussed in Section 2.3.2.
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2.3.1 General Evaluation Factors
Reconstruction error is the difference between original and reconstructed data. For lossless 
eompression, reconstruction error is zero. So the degree of data reduction can evaluate the 
performance of lossless compression algorithms. For lossy eompression, several factors to 
measure the non-zero reconstruction error are presented below. Moreover, a quantity factor 
measuring the similarity of two images ean also be used to evaluate the quality of reconstructed 
image while accounting for high-level human visual system.
Compression Ratio (CR): It represents the relationship between the amount of eompressed data 
and that of the original data. Bits per pixel (bpp) are the average bits to represent a pixel. So CR 
ean be defined as
_  cimount o f  original data bpp o f  original data  
amount o f  compressed data bpp o f  compressed data
Mean Square Error (MSE): The mean square absolute error for the original data 5 and the 
reconstructed data Sr is defined as Equation (2-2).
MSE =  W ) '  (2-2)
Root Mean Square Error (RMSE): RMSE is the square-root of the average of the square of the 
reconstruction errors.
RMSE =
Signal-to-Noise Ratio (SNR): SNR is an improvement to the RMSE by taking the intensity of 
original data into account. The logarithm function is adopted to reduce the range of the values.
SNR =  10 logio ^  =  20 logio , (2-4)
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Peak Signal-to-Noise Ratio (PSNR): This factor has been widely used to assess the performanee 
of lossy image compression performance.
P S m  =  10 lo g „  W W ) - m i n ( S ( x ) p  ^  max(S(x)) -  min(S(x))_
Maximum absolute distortion (MAD): MAD is used to measure the maximal reconstruction 
error, as shown below.
MAD = maxUS(x) -  Sji(x)l} (2-6)
Percentage maximum absolute distortion (PMAD): PMAD is the maximal percentage of 
reconstruction error to the corresponding original image value.
,|5 (x ) — 5 d(x)|',
PMAD = max  ] s(x )   ^^ (2-7)
Structural SIMilarity (SSIM): Some traditional methods, like PSNR and MSE, are proved to be 
inconsistent with human eye perception, and they compare the reference and reconstructed images 
on a point-by-point basis. SSIM index is to measure the similarity between two images, and it 
accounts for high-level human visual system eharacteristies, and allows substantial point-by-point 
distortions that are not perceptible, such as spatial and intensity shifts, as well as contrast and 
scale changes. Details about SSIM theory could be found in [60, 61].
For lossless image eompression, the larger the CR is, the better the algorithm is. For lossy 
eompression, under the same CR, the larger the SNR, PSNR or SSIM are, or the smaller the MSE, 
RMSE, MAD or PMAD are, the better.
2.3.2 Evaluation Factors for Multispectral Image Compression
For lossless multispectral image compression, compression ratio is the evaluation factor. This 
section mainly discusses the evaluation factors for lossy multispectral image compression.
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Remotely sensed mültispectral images are normally fed into computer for automatic processing, 
resulting in different kinds of end-products that the customers require. For example, users can 
request the viewing of the multispectral images as an end-product. Considering the requirements 
of all these end-products, the information lost during lossy eompression has to be constrained in a 
limited range, for example, the MAD is constrained being lesser than 10. Now the problem is how 
to set the boundary, whieh could ensure all or most of the end-products accurate enough to meet 
customers’ requirements. Psycho-visual considerations may not be necessarily useful or adequate, 
either objective metrics (like MSE and SNR) that do not necessarily have a clear meaning in 
terms of speetral information preservation. How to evaluate the information lost through lossy 
eompression is still an ongoing debate.
MultispectraFhyperspectral images can be used to identify surface materials by their spectral 
response, such as vegetation, soil, rock, etc.. Speetral signature of a material can be defined by its 
reflectance as a function of wavelength in the solar-refleetive region, measured at an appropriate 
speetral resolution, which can uniquely identify the type of material [62]. The speetral signatures 
should be preserved, as they are essential for classification or target detection.
Saghri, et al. [51] presented a method to measure the speetral fidelity, by calculating a correlation 
coefficient matrix derived from a cross correlation matrix. Any deviation from the original 
correlation coefficient matrix indicates a loss in spectral fidelity. However, their experimental 
results indicate that the loss of speetral fidelity is very insignificant regardless of the image and 
the coding bit rate. Saghri, et al. [63] advanced the classical KLT+DCT technique [51] with the 
ability to preserve spectral signature, via the addition of a speetral screening module prior to the 
spectral decorrelation process. The spectral screening module identifies a set of unique speetral 
signatures in a bloek of multispectral data, which, instead of the signature of every point in that 
bloek, is used to construct the KLT transform matrix.
Qian, et al. [64] have evaluated how much the data loss of VQ-based lossy hyperspectral image 
compression would affect retrieving one type of end-product - red-edge indices. When the 
eompression ratio is 106, the overall product error induced is around 2.0% or 3.0% for two 
different hyperspectral images. The product error is defined as the standard deviation of 
percentage difference between the end-product retrieved from the original and that from 
decompressed image data.
Aiazzia, et al. [65] have used spectral angle mapper (SAM) and spectral information divergence 
(SID) to measure speetral distortion. Through experiments, they conclude, for a given CR, either 
MAD- or PMAD-eonstrained near-lossless methods are more suitable for preserving the spectral 
discrimination capability among pixel vectors.
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2.4 Approaches to Image Compression Implementation in a Satellite 
Imaging Payload
Data processing, including image eompression, eould be implemented in four different ways, 
using general-purpose computers, digital signal processors, applieation-specifie integrated 
circuits, and field-programmable gate arrays.
To enable a real-time image compression, hardware acceleration takes advantage of concurrent 
processing, which makes it much faster than sequential execution of software. The graphics 
accelerator card (generally called graphics card or video card) of Personal Computer (PC) is a 
classic example of hardware acceleration.
Any avionic hardware design would be exposed to harsh environment in space and be expected to 
be able to tolerate Single event upsets (SEU). SEU is defined as "radiation-induced errors in 
microelectronic circuits caused when charged particles (usually from the radiation belts or from 
cosmic rays) lose energy by ionizing the medium through which they pass, leaving behind a wake 
of electron-hole pairs" in NASA thesaurus [66]. SEUs typically appear as transient pluses in logic 
or support circuitry, or as bit flips in memory cells or registers. A reset or rewriting of the device 
results in normal device behaviour thereafter. A multiple-bit SEU is also possible, when a single 
ion hits two or more bits causing simultaneous errors. SRAM-based FPGA are vulnerable to SEU 
effects.
2.4.1 Software Implementation using General Purpose Computers
From Z80 [67] to Transputers T800/T805 [68], microprocessor has been partially used for on­
board data proeessing. Proba-1 [69], launched in 2001, is an ESA mission dedicated to in-orbit 
technology demonstration, earth environment monitoring and preparatory Earth observation. A 
high performance computer, called DEIS, provides the computing power to the platform. DHS, 
based on an ERC32 processor, supports not only the traditional attitude control and data handling 
tasks, but also spacecraft autonomy. ERC32 is a radiation-tolerant (>80Krad) 32-bit SPARC V7 
Reduced Instruction Set Computer (RISC) processor developed for space applications, providing 
lOMIPS and 2MFL0PS with a floating-point unit. A single-chip ERC32 - TSC695F (Atmel) [70] 
is manufactured using Atmel 0.5pm radiation tolerant CMOS enhanced process. Fault tolerance is 
supported by using parity on internal/external buses and an Error Detection and Correction 
(EDAC) on the external data bus.
A new single chip AT697 (Atmel) [71] is based on a 32-bit SPARC V8 embedded processor - the 
ESA LE0N2 fault tolerant model. It has separate instruction and data caches, hardware multiplier 
and divider, etc.. The processor is manufactured using the Atmel 0.18pm CMOS process, but
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designed for spaee by implementing on-ehip coneurrent transient and permanent ED AC. AT697F 
has a radiation eapability up to 300Krads.
Currently the LE0N3 processor and its fault tolerant model are under-development within Gaisler 
Research [72]. LE0N3 is still a 32-bit processor compliant with the SPARC V8 architecture. 
There are some other processors in the format of soft IP core. Xilinx Miroblaze [73], an 
embedded processor soft core, is a RISC processor, optimized for implementation in Xilinx 
FPGAs. Altera NiosII embedded processors [74], is also a general-purpose RISC processor core. 
They are all highly configurable by allowing the designer to add features required by a design or 
eliminate unnecessary processor features and peripherals. By this approach, it is possible to 
achieve a smaller, lower-cost, and mission-specific design.
RAD6000 [75] is a radiation-hardened, 32-bit RISC computer, whieh combines the popular and 
proven “Power Architecture” of IBM RISC System/6000 workstation with BAE Systems’ QML 
qualified, radiation-hardened CMOS process. SEU hardening has been applied to all storage 
elements including latches, registers, and RAMs. RAD6000 has been used as the single control 
and data computer on the Mars Pathfinder satellite Lander through flight, landing, and on-Mars 
functions [76]. Another notable program - the Mars rovers Spirit and Opportunity [77], has image 
compression software implemented on RAD6000. RAD750 [78] is the upgraded development, 
based on the PowerPC750 microprocessor. It has 10.4 million CMOS transistors, nearly ten times 
more than RAD6000. It has a core clock of 133-166 MHz and can process at up to 300MIPS, 
while RAD6000 has a maximum clock rate of 33 MHz and a proeessing speed of about 35 MIPS. 
Two RAD750 computers are powering the WorldView-1 satellite, launched in 2007, which 
provides very high-resolution imaging of the Earth.
Graphics Processing Units have been successfiilly applied to general-purpose applications. 
Development environments, like CTM of AMD and CUDA of NVidia, have extended both the 
programming and memory models to support General Purpose Computation on Graphics 
Processing Units (GPGPU), and have provided direct access to the underlying hardware. 
Manavski [79] has utilized a graphics acceleration card through the CUDA platform to achieve 
high speed processing of the AES encryption task, with a peak throughput of 8.28Gbit/s. But 
power consumption and other costs are not addressed.
Sony and Toshiba and IBM have teamed up to design a high-performance multiprocessor chip, 
code-named Cell [80]. The chip consists of 1 PowerPC Processor Element - PPE (Primary) and 8 
Synergistic Processor Elements - SPEs (Slave), operating on a shared, coherent memory. It uses 
ultra high-speed broadband connectivity to interoperate with one another as one complete system, 
similar to the way neural cells interoperate over the brain's network. The PPE complies with the 
64-bit PowerPC architecture and can run 32/64-bit operating systems and applications. The SPE is
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optimized for running computing-intensive Single Instruction Multiple Data (SIMD) applications. 
Each SPE independently runs its own individual application program or thread, but has full access 
to coherent shared memory. This chip has been used on Playstation-3. Wu, et al. [81] have 
implemented a video encoding algorithm H.264/AVC in a single Cell chip. Video is divided into 
difference blocks. Each block is assigned to one slave processor, and these processors are working 
in parallel. It is able to encode a HD video (1900x1000, 30%)s) in real-time. The working 
frequency is around 3.2GHz.
2.4.2 Software Implementation using Digital Signal Processors
For digital signal processing, multiply-aeeumulate is a common operation that computes the 
product of two numbers and adds that product to an accumulator. Therefore, multiply-aeeumulate 
(MAC) unit has become one of the essential building blocks in a DSP processor.
A DSP processor is the centre part of Payload Processing Unit (PPU) onboard Proba-1 [69]. The 
DSP (Atmel TSC21020 [82]) is for high capability data processing and improved usage of the on­
board mass memory through eompression. TSC21020 is a radiation tolerant (>100Krad) 32-bit 
DSP, whieh is fully compatible with ADSP2I020 from Analog Devices. It ean process at 15 
MIPS and 45 MFLOPs.
Besides, commercial off-the-shelf (COTS) DSP processors have also been used in space as well. 
Two examples given in the followings, are all for image data compression. Motorola DSP56L002, 
working at 40MHz, was employed for image compression on-board SunSat (South Africa), 
launched in 1999 [83]. BilSAT-1 (Turkey), launched in 2003 [84], has carried a TI 
TMS320C6701 to achieve the entropy coding and stream formatting parts of JPEG2000 image 
compression algorithm.
Parandeh-Afshar [85] has merged LEON2 processor with four MAC units, as a DSP coprocessor 
with advantage of high-speed digital signal processing ability. These MAC units are optimized for 
implementing digital filters. They are complemented with two dual-port coefficient register files, 
a three-port general register file and a control unit. To access the DSP coprocessor, several SIMD- 
format instructions are created and are added to the LE0N2 instruction set.
Compared with general-purpose microprocessors, DSPs have some units specifically designed for 
digital signal proeessing. Nevertheless, it still has the instruction execution thread according to the 
software, only one thread at a time. However, many digital signal processing and scientific 
computing tasks generally have a great potential for parallel processing. One single DSP 
processor has difficulty to meet the enormous data throughput of satellites’ imaging payload, and 
has difficulty to implement computation-complex algorithms in real-time.
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DSP array is a solution to perform signal proeessing in parallel. A classical and popular hardware 
platform is the “DSP3” array processor, built by AT&T Federal Systems [86]. The system 
comprises of a Motorola 68030 host processor, and eight subsystem array cards. In a fully 
configured machine, each subsystem array card holds 16 processing elements. Each processing 
element comprises of one “DSP32C” proeessing element, associated SRAM, bus structure, and a 
routing ASIC chip. Glinski [87] has achieved real-time large-vocabulary speaker-independent 
continuous speech recognition on the DSP3 platform. L-Neuro [88] is another DSP array 
processor, which comprises of an array of twelve DSPs together with an embedded RISC 
processor. The interconnections consist of a broadcast bus, a collection bus, and two shifting 
chains linking these DSPs.
Until recently, there have been more customised DSP arrays, with one or more FPGAs as the 
coordinator. Wang, et al. [89] presented a DSP array platform, whieh consists of eight TI DM642 
DSPs and two FPGAs. They implement an Internet Protocol Media Server on this platform to 
show the computation eapability. Internet Protocol Media Server is a critical unit for the next 
generation network. The DSP array accelerates the media processing speed. Its Switch fabric is 
implemented in a Xilinx Spartan3 FPGA - X3S4000, whieh mainly controls the connection and 
data exchange among processor nodes, and partially acts as an accelerator to some video 
preprocessing tasks such as colour spaee conversion and MPEG package parsing. Network 
accelerator is implemented within the other FPGA - Xilinx Virtex II Pro X2VP40. Yao, et al. [90] 
presented another DSP array platform based on 6 DSPs (TI TMS320C6713) and 2 FPGAs (Altera 
EP2C35), to achieve real-time processing ability of a high resolution “Direction of Arrival” 
estimation algorithm. According to their characteristics, “digital down converter”, “multiple 
subarray beam-forming” and “Eigen value decomposition” are implemented on these two FPGAs, 
while the calculation of “covariance matrix” and “angular spectra” is realized on the DSP array.
Payload Processing Unit (PPU) on-board X-SAT [91], comprises of 20 StrongARM 
microprocessors (SAlllO) as processing nodes, interconnected via two central FPGAs (Actel 
Pro ASIC APA600s). The PPU carries out the image compression task. These two FPGAs provide 
a flexible network topology among the processing nodes as well as additional processing 
capability for real-tinie tasks.
Amerio, et al. [92] described a next generation track fitter, whieh refines the track quality with 
high-precision fits, the GigaFitter. GigaFitter performs more than one fit per nanosecond. It is 
implemented in a Xilinx Virtex-5 FPGA chip, rich of powerful DSP blocks, to reduce the track 
parameter reconstruction process to a few clock cycles and to perform many fits in parallel.
For implementations on a DSP array, tasks schedule, network communication, and resources 
sharing should be optimized to achieve the best parallel performance. Kwan [93] presented five
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different implementations on the DSP3 processor, of a fast third-order “Volterra” digital filtering 
algorithm. These implementations tackle the problem of how to partition the tasks equally and 
execute them efficiently in each processor, “time-skewing” method is reported as the fastest, out 
of “single PE”, “parallel implementation”, “bloek-2 time-skewing”, and “block-4 time-skewing”.
2.4.3 Hardware Implementation using Application-Specific Integrated 
Circuits
In the early 1990s, an ASIC design, called Image Compression Module (ICM), was developed for 
the French Space Agency (CNES). ICM implemented a DCT-based lossy image compression 
algorithm, on a radiation tolerant technology. It was seleeted by a number of space missions [67].
Very high-resolution Earth observation satellites, like IKONOS (US.GeoEyel999), QuickBird 
(US.DigitalGlobe2001), and WorldView-1 (US.DigitalGlobe2001), have used a serial of space- 
qualified ASIC designs, implementing the Eastman Kodak proprietary rate-controlled adaptive 
DPCM image compression algorithm [94].
Univeral Source Encoding for Science Data (USES) is the space-qualified ASIC implementation 
of CCSDS-LDC. USES is produced in University of Idaho. Many missions, including 
MarsOdyssey (NASA2001) and EO-1 (NASA2000), have used this design [95].
The Advanced Land Observing Satellite (ALOS, JAXA2006) carried an ASIC, called Image Data 
Compression Processor (IDCP) [96], implementing JPEG-baseline and lossless JPEG. For JPEG- 
baseline, IDCP has the functionality automatic bit-rate control, by adjusting the parameter Q-seale 
dynamically in order to get fixed data rate.
Lambert-Nebout, et al. from CNES, [97] have tried to design a fixed data rate wavelet compressor 
for multispeetral satellite images using KLT+DWT technique. This design has selected a block 
size as 8 lines x 1500 pixels. Each element of KLT covariance matrix is quantized into 2 bytes. 
Eigen planes are computed in floating-point format, and are converted into 2bytes before fed into 
wavelet-based compressor. Test data are simulated four-band "PLEIADES-HR" images. And then 
in [98], Lambert-N ebout, et al. presented a ASIC design of a DWT-based fixed bit-rate image 
compression algorithm for PLEIADES-HR (CNES2010). Optimized ASIC internal architeeture 
allows performing lossless and lossy image compression at high data rate up to 25 Mpixels/s.
Targeting at a ASIC design, Leconte, et al. [99], have developed a IP Core for CCSDS-IDC at 
Thales Alenia Space. A model is developed and validated in C-language. "Catapult", an EDA tool 
from Mentor Graphics, is used to generate the RTL VHDL design from the 'C  Model. This IP 
core is validated on a FPGA board, to secure the development of a future ASIC. It is expected to 
work at over 60Mpixels/sec, and consume 4Watts power at fiill-speed.
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The ASIC approach is well suited to high-parallel computation-complex tasks. However, building 
a mission specific ASIC is not cost-effective, due to the low production volume whilst the long 
development time and high fabrication cost.
2.4.4 Hardware Implementation using Field-Programmable Gate Arrays
Recent fast advances in FPGAs, such as high clock frequencies and embedded DSP blocks, have 
made them a preferred platform for digital signal processing. FPGAs have been used for 
interconnection, control or data processing, in some space missions [100], ranging from satellites 
[101, 102] to Mars rovers [103].
GEZGIN [84], a eompression module on-board BilSAT-1 (Turkey2003), compresses images in 
real-time using JPEG2000. The wavelet transform part of JPEG2000 is implemented on a Xilinx 
SRAM-based Virtex-E FPGA (XCV300E). Received image frame is buffered on off-ehip SRAM 
modules prior to wavelet filtering. GEZGIN-2 [104, 105] on-board RASAT (Turkey2009), will 
implement the full processing path of JPEG2000 in one single SRAM-based FPGA, (Xilinx 
Virtex2-1000). A FLASH based FPGA configures all processing units on GEZGIN-2, controls 
their data flow and monitors their operations.
Chang’E-1 (China2007) [106] carried a FPGA design implementing an on-board image data 
compression and a Reed-Solomon codec. The RS codec protects data in solid-state recorder fi-om 
SEU effects. In order to mitigate the SEU effects to the SRAM-based FPGA, the configuration 
bit-stream is periodically reloaded into FPGA, when on-board “interference image spectrometer” 
is off.
FedSAT (Australia2002) deploys a FPGA-based low-eomplexity Satellite Adaptive Image 
Compression System (SAICS) [102, 107, 108]. SAICS was implemented on a radiation hardened 
SRAM-based FPGA - Xilinx XQR4062XL.
Fleury, et al. [109] presented a FPGA-based prototyping of KLT engine, providing real-time KLT 
proeessing of satellite image sets, either for the purposes of eompression or feature extraction. 
KLT comprises three distinct processing stages: covariance matrix formation, covariance 
eigenvector calculation, and eigenspaee transform. As the size of covariance matrix is believed 
too small to justify parallel decomposition for covariance eigenvector calculation, the second 
stage is mapped into a microprocessor.
2.4.4.1 FPGA-based System-on-Chip
High-density SRAM-based FPGAs could accommodate the on-board computer, eo-proeessor, 
application specific hardware accelerators and other peripherals on a single chip, as is a System
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on C hip (SoC) design. This h igh ly  in tegrated  and configurable SoC approach  allow s integrating 
m ost functions w ith in  a single program m able chip.
A  very in teresting  sm all satellite, called “Flying L aptop” [l 10], still under developm ent though, 
w ill carry  an FPG A -based on-board  com puting system  (O B C S), w hich  adopts the  SoC design 
approach but w ithout a traditional processor. O BCS perform s control functions as w ell as payload 
data handling and processing. O BCS w ill encom pass the follow ing subsystem s: (a) R adiom etric 
and geom etric sensor correction; (b) C o-registration  o f  m ultispectral im age channels; (c) Im age 
screening, like C loud D etection; (d) JPEG -LS for any lossless com pression o f  im age data. All 
subsystem s w ill be realized w ith hardw are logic in a X ilinx V irtex-II Pro FPG A  chip. T hey are 
controlled  com pletely  in parallel to each other. O BCS is m odelled  in “Flandel-C ” , and then 
C elox ica’s hardw are com piler tool is used to directly  generate FPG A  configuration  b itsteam  [111]. 
To cope w ith the harsh  environm ent in space, O BCS is designed as a highly redundant four-lane 
com puter system . A n additional com ponent called com m and decoder and voting  unit (C D V ) 
selects one node out o f  the four. S ince executing  these essential tasks, C D V  is im plem ented on a 
space-qualified  radiation-hardened FPG A  device.
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Figure 2-9: Block Diagram for the System -on-Chip design o f  On-Board Computer! 112]
T he “V LSI D esign atid Em bedded System s G roup” in Surrey Space C entre, Univ. o f  Surrey, has a 
long-term  research program : “ A System -on-a-C hip for Sm all Satellite Data P rocessing and 
C ontro l” , codenam ed “C hipSat” . The specification o f  the SoC is based on requirem ents o f  future
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satellite missions of SSTL. Therefore, it includes provisions for enhanced remote sensing and data 
gathering capabilities. A mixed-mode ASIC, outlined in [113], comprises of four subsystems: a 
32-bit RISC processor core modified for space use [112]; an image handling subsystem capable of 
capturing and compressing still or video-rate images; a communication subsystem for the satellite 
uplink and downlink connection [114]; and a supporting peripheral subsystem[l 12]. Figure 2-9 
shows the system block-diagram of a FPGA-based design implementing the digital part of the 
SoC. Atek [115, 116] has adopted a lossless image compression approach employing predictive 
neural networks, integer wavelet transforms and Peano-Hilbert scan. To increase the processing 
speed of the neural network, a hardware implementation, targeting on an FPGA platform, has 
been developed and modelled in VHDL. However, this model was only simulated and verified at 
functional level.
High-Speed Data Interface
SpaceWire is a very promising technology for on/off chip high-speed data transmission. Aiming 
at a reliable communication protocol for high bandwidth subsystems, ESA proposed SpaceWire 
standard [117], which “facilitates the set up of on-board high-speed and reliable networks, reduces 
system integration costs and promotes compatibility between equipments”. SpaceWire features 
serial links delivering data up to 200 Mbps. The high speed data links of GEZGIN-2 [104, 105] 
comply with the Spacewire standard, offering image and data transfer at a rate of 100 Mbps.
There have been some interesting research outcomes and products about SpaceWire at University 
of Dundee and its spin-out company “STAR-Dundee” [118]. These include SpaceWire RT 
(Reliable-Timely on Quality of Service layer), SpaceWire Plug-and-Play standard, and 
SpaceFibre which operates over fibre optic and copper cable and supports data rates of 2.5Gbits/s 
or higher. Parkes [118] presented different SpaceWire architectures for adaptability, where five 
recovery mechanisms are given for five corresponding failure cases. A SpaceWire routing switch 
design, SpW-lOX (AT7910E, manufactured by Atmel), works at up to 200 Mbps, with a 
maximum latency of 550ns. Osterloh et al. [119] reported a SpaceWire based Network-on-chip 
approach - SoCWire. Every module on this network has a SpaceWire interface - SoCwire 
CODEC, through which it is connected to a router. The router consists of a control machine and a 
number of SoCWire CODECs according to the number of ports required.
2.4.4.2 Single Event Upset Mitigation
SRAM-based FPGA are more vulnerable to SEU effects, as reported through experimental tests 
[120-123]. SEUs are able to not only affect user data and registers, but also alter the functionality 
of the circuit itself, or turn the direction of I/O pins. Xilinx has a range of suggested SEU 
mitigation techniques [124-126], including: (a) configuration scrubbing (i.e. the periodic refresh 
of the configuration memory); (b) read-back and partial reconfiguration; (c) Triple Module
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Redundant (TMR) - triplication of devices, user memory, registers, combinatorial logic, and I/Os 
with protected voting circuits to the outputs. The “SEE Consortium” [127] reported that utilizing 
one mitigation technique such as partial reconfiguration or TMR alone has only a slight advantage 
over a non-mitigated design. However their initial results suggest that using TMR and partial 
reconfiguration mitigation methods together can make Virtex-II suitable for space applications, as 
is confirmed in [128].
JBits from Xilinx [129] is a Java Application Program Interface (API) allowing Java applications 
to dynamically modify Xilinx Virtex-II bitstreams. This interface operates on either bitstreams 
generated by Xilinx design tools, or on bitstreams read back from actual hardware. Each 
Configurable Logic Block (CLB) in a two-dimensional array is referenced by a row and column. 
All configurable resources in the selected CLB may be set or probed. JBits also can control all 
routing resources adjacent to the selected CLB. Kenterlis, et al. [130] have exploited JBits to 
provide the means for fault injection and fault detection of a SEU fault emulation platform.
The configuration scrubbing or partial reconfiguration requires external protected or radiation 
hardened circuits [131, 132] to manage the configuration data and the configuration process. 
Recently there is a new advance as reported “internal scrubbing” [133] or so-called “self-hosting 
configuration” [134], by utilizing the internal configuration access port (ICAP) feature of Xilinx 
FPGAs.
TMR is one of the widely used methods to build SEU-hardened systems, but comes at the expense 
of excessive area, power, and cost overhead. Partial TMR mitigation by reducing the amount of 
mitigation applied can reduce the overhead cost, but how to keep a minimal loss in reliability 
depends on the selection of the subset of a design’s components. Samudrala et al. [128] proposed 
a selective triple modular redundancy (STMR) method which uses signal probabilities to find 
SEU-sensitive sub-circuits of a design. The sensitivity of a gate to an SEU is determined by the 
signal probabilities of its inputs. A different model of signal probabilities for a given 
combinational circuit is proposed in [135], where the model assumes soft error hits at individual 
nodes of a gate. Pratt, et al. [136, 137] have developed partial TMR technique, where mitigation 
priority is given to user circuit structures that experience error persistence. Error persistence 
means, “those circuit elements, if disturbed via an SEU, will remain in an error state for an 
extended period of time despite configuration scrubbing”. The area cost with TMR is up to around 
3.5 times to the original area cost. The number can be reduced down to around 2.5, if using partial 
TMR, while having similar SEU mitigation performance.
Time-Triple Modular Redundancy (TTMR) [132, 138] is a hybrid method based on both modular 
redundancy and time redundancy. TTMR firstly exploits one modular redundancy of execution 
unit of a processor. Two identical sets of instructions are executed in parallel first. The results are
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compared. In case of a mismatch, time redundancy is introduced, by running another time with 
the same set of instructions and voting on these three results.
Radiation-hardened FPGA is becoming an enabling technology working in the harsh and hostile 
space environment. Xilinx radiation-hardened FPGAs carry a “XQR” prefix, with XQR4V being 
the latest family at the time writing this thesis [139]. The largest XQR4V is well over a billion 
transistors. Different to commercial family counterparts, they are (a) fabricated on thin epitaxial 
wafers from a mature mask set at a single foundry - UMC, (b) offered in high reliability packages, 
(c) subjected to full “V-Grade” manufacturing and process flow and (d) come with guaranteed 
radiation specifications, like 250krad total ionizing dose. There are positive test results for 
XQR4V FPGAs in [140], showing that they are able to stand under heavy-ion and proton 
irradiations.
Actel “RTAX” [141] family features SEU-hardened flip-flops, which are implemented without 
any user intervention. It uses a metal-to-metal anti-fuse programmable interconnect element that 
resides between the upper two layers of metal. Unlike SRAM-based FPGAs, anti-fuse FPGA 
devices do not depend on memory-like cells for their configuration. However, they are not 
reprogrammable. The “Prototyping in a Flash” solution [142], jointly delivered by Aldec and 
Actel, provides an Aldec hardware adaptor compatible with RTAX devices, and the adaptor uses 
re-programmable flash-based ProASIC3E or IGLOO FPGA/FPGAs. It comes with software 
supporting netlist conversion and pin re-mapping. The “RTAX-DSP” family add embedded 
radiation-tolerant multiply-accumulate blocks to enhance device performance and utilization 
when implementing a DSP algorithm. In mid 2008, Actel introduced Radiation-Tolerant 
ProASIC3, based on flash technology, which offers a radiation-tolerant, reprogrammable, non­
volatile FPGA device.
The LE0N3 fault-tolerance model is implemented on an Actel RTAX-2000S device [143]. On the 
heavy ion testing, the fault-tolerance features on the SEU-hardened device are able to detect and 
correct more than 99.95% of all effective SEU errors under standard operating conditions. It is 
believed that this implementation is well adapted to mitigate SEU effects and can provide a fault- 
free computing platform.
Space qualified components that sustain very high radiation doses are scarce and their costs can 
ramp up exponentially. To keep in sync with the SSTL’s engineering approach [144] of 
maintaining satellites at a low-cost, a combination of technologies and risk management 
techniques are adopted. Such risk management techniques could make use of TMR protected 
memories, for instance. In terms of technologies, one that is applied in almost all the sub-systems 
is Anti-fuse FPGAs.
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2.4.4.3 Power Consumption
There are two types of power dissipation in CMOS digital circuits: dynamic and static [145]. 
Dynamic power dissipation is normally associated with the switching activities of the circuits. 
This power is proportional to CVj^j)LVfa, where C is the total capacitance, l/po is the supply 
voltage, AV is the voltage swing, /  is the clock frequency, and a  is the number of transitions per 
clock cycle. Static power dissipation is related to the logical states of the circuits rather than 
switching activities. It is due to the leakage current to maintain the logic values of internal circuit 
nodes between the switching events.
Low power methodology should be applied throughout the design process from system-level to 
process-level [146]. Power budgets are becoming more and more stringent and need higher 
attention in the early stages of the design cycle. Generally, the earlier designer has started to 
consider power consumption; the lower power consumption will be achieved finally. At system- 
level, power reduction techniques include power-down mode, global clock gating, dynamic 
voltage scaling, functionality partition optimization in terms of off-chip/on-chip and 
hardware/software, and minimum instructions for software execution. Then one can optimize the 
power consumption in algorithm-level, using minimal number representation, and pre- 
computation.
At circuit architecture level, there are many techniques available. Pipelining allows voltage 
scaling, as increased maximal working frequency could make the circuit still work at the original 
frequency but with a lower supply voltage. Energy efficient encoding techniques can be used to 
encode the states of a Finite State Machine (FSM). Local interconnect instead of global bus 
architecture (to minimize the global busload), can be used to reduce effective capacitance. Clock 
gating technique can set unused modules to idle mode.
Lamoureux and Luk [147] have reviewed the low-power design techniques specifically for 
FPGA-based designs, from system level to process level. Their five categories are process, circuit, 
architecture, system and CAD. It is much clear to view them in the table given in Appendix B.
Glitches, caused by unbalanced delays, could take up to 8%-25% of total dynamic power [148]. 
Therefore, power wasted on glitches is being taken more seriously. The sources for unbalanced 
delays include deep logic depth, ripple of carry in adder. Pipelining could relieve some glitches by 
reducing logic depths [149]. Or through delay insertion to equalize timing paths [150], glitches 
could be eliminated.
2.4.4.4 Coarse-Grained Arrays
Having granularity at bit-level, FPGA is classified as fine-grained reconfigurable array. To 
support multi-bit operations, larger routing overhead and poor routing ability result in a low
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efficiency on silicon area. However, coarse-grained arrays [151], having path widths greater than 
1 bit, provide operator-level Configurable Function Blocks (CFBs), word-level datapaths, and 
very area-efficient datapath routing switches. There exist many coarse-grained array designs. Near 
twenty coarse-grained reconfigurable architectures were reviewed by Hartenstein [151] in 2001, 
who pointed out that coarse-grained reconfigurable platforms and their applications are heading to 
the main-stream.
Lanuzza, et al. [152] have proposed so-called “MORA” - a reconfigurable coarse-grained 
architecture specifically for multimedia applications, based on an array of Processor-In-Memory 
(PIM) cells. Each cell, having a localised data memory, makes MORA different out of other 
architectures, which generally have a centralized RAM system. The data exchange between these 
local memories and external data is made through a data controller. Baloch, et al. [153] proposed 
a domain-specific reconfigurable array for efficient implementation of DWT defined by image 
compression algorithms, for example JPEG2000. The array comprises of “add-subtract clusters”, 
“coefficient multiplier clusters”, “configurable buffer clusters”, and interconnections (“S-Boxes 
and C-Boxes”). Different DWT implementations are compared with fine-grained FPGA. Results 
show the advantages of coarse-grained array in processing speed and power consumption.
Coarse-grained arrays are more efficient than fine-grained FPGA for implementing specific word- 
level operations, in terms of speed, logic density and power consumption. However, they are less 
flexible, and only benefit those applications that can make good use of them. Another critical 
problem is that, a standard of coarse-grained reconfigurable architecture and design flow do not 
exist.
2.5 Conclusions
This chapter reviewed different aspects of the research, including satellite imaging system, image 
compression algorithms for panchromatic and multispectral images, evaluation factors for image 
compression performance, and implementation approaches.
Two typical scanning techniques and the DMC imaging system were presented as the background 
knowledge. The on-board compression system is one of those links in the chain of the whole 
imaging system from imaging sensors to data downlink.
For panchromatic image compression, many algorithms have been developed. Although 
multispectral image compression has been actively investigated in the literature, there is not a 
popularly recognized and practically appropriate algorithm for on-board application. However, 
one of those methods presented in Section 22.2.2, a KLT followed by 2-D image compression
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scheme has attracted a lot of interest. However, how to evaluate lossy multispectral image 
compression performance is still an ongoing research topic.
All general constraints in terms of power consumption, volume, and weight, also apply to image 
compression system as being one on-board satellite application. Radiation protected FPGA is an 
appealing platform to achieve the real-time image compression system.
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Chapter 3
3 On-Board Image Compression Systems - 
Survey, Analysis and Future Directions
To provide a solution to the “Bandwidth Versus Data Volume” dilemma of modem spacecraft, 
on-board image compression becomes a very important feature in payload image processing units, 
A survey of on-board compression systems developed exclusively by ONES is given in [67]. 
However, no literature has given a systematic review of the existing image compression systems 
across a larger set of space missions.
This chapter aims to provide a review and analysis for all satellite compression systems at present. 
The chapter is organized as follows. Section 3.1 reviews the image compression systems on board 
more than 40 current space missions, classified into BTC-based, prediction-based and 
DCT/DWT-based compression system as discussed in Section 2.2.1. Analysis and on-going 
development trends are then given in Sections 3.2 and 3.3 respectively.
3.1 Survey of On-board Image Compression Systems
More than 40 space missions have been identified as having image compression on board, through 
a comprehensive survey of the literature. The review of these missions is focused on the on-board 
image compression systems, including the algorithms used and their implementations. Table 3-1 
gives a summary of the reviewed missions. In this table and in this thesis, a spacecraft is identified 
by the name of the spacecraft followed by the organisation(s) and the launch year (or scheduled 
launch year). For example, “Tsinghua-1 (SSTL-THU2000)” indicates that the Tsinghua-1 micro­
satellite was built by SSTL, belongs to TsingHua University (THU), and was launched in year 
2000 .
Figure 3-1 shows the application sectors of the investigated missions. More than half of them (27 
out of 44) are EO satellites. Figure 3-2 reveals that the reviewed compression systems can be 
divided in four main classes according to the theoretical basis of compression. More than half of 
them are transform-based (i.e. DCT and DWT) compression systems. The prediction-based 
systems occupy around 40 percent, and they can be further separated into DPCM, JPEG-LS,
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L ossless JPE G  and R ice based system s. O nly a sm all proportion  o f  the com pression system s are 
based  the BTC technique.
□ lO
^  .Sc; i iMicc'  Demo
□  M a r s  l i x p !
□  S u n
■  W e a t h e r  SAT
□  Moon K x p l
■  S a t u r n  I x p I
Figure 3-1: Application Type Sectors o f Reviewed Space M issions
DWT
lt)%
Prod i c I 
40%
PIT fS
fo ss lo s s . l ld T  
0%
Figure 3-2: Theoretical Basis Sectors o f Reviewed Com pression Systems
D etails o f  prediction-based com pression system s and transform -based com pression  system s are 
introduced in Sections 3.1.2 and 3.1.3 respectively. A s the com pression system s based  on the 
BTC technique do not fit in any o f  the tw o m ain  classes, they  are review ed separately  in Section 
3.1.1.
3.1.1 BTC Based Compression Systems
BTC is a type o f  lossy im age com pression technique for greyscale im ages. It firstly  d iv ides the 
original im ages into sm all blocks, and then applies a quantizer to reduce the num ber o f  grey levels 
in the image. T he quantizer adapts itse lf according to the local statistics. N orm ally, a tw o-level
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quantizer is used to create a binary bitmap of the image. The compressed image consists of the 
mean, standard deviation and bitmap.
A form of “Adaptive - Moment Preserving BTC” (a-MPBTC) [6 8 ] keeps more information in the 
areas of high activity, and less information in the areas of low activity (i.e. clouds, seawater & 
desert). The adaptive feature comes from a three-level compression, with each level representing 
different degree of activity in that block. The choice of which of these levels is used, is based 
upon the standard deviation of the current block of pixels, by comparing it with two thresholds.
The “a-MPBTC” algorithm has been used on-board PoSAT-1 (SSTL-Portugall993) [6 8 ], 
Tsinghua-1 (SSTL-THU2000) [154] and TiungSAT (SSTL-Malaysia2000) [155]. It is 
implemented in software running on the transputers, T800 or T805, on these three satellites.
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Figure 3-3: Compression System Diagram o f PoSAT
A system block diagram of PoSAT is shown in Figure 3-3. An image is captured by the Earth 
Imaging System (EIS). Then it is sent to the transputers for processing and compression. The 
compressed image is transferred to the On-Board Computer (OBC) via the satellite data bus called 
SSTL Data Sharing network (DASH). The OBC stores all the files in a filing system before they 
are transmitted to a ground station. TiungSAT and Tsinghua-1, use a hybrid scheme, having both 
controller area network (CAN) bus and the DASH bus.
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Table 3-1: Image Compression Systems on-board Reviewed Space Missions
Satellites Compression Algorithms Theo. Basis Implementations Applications
PoSAT-1 (SSTL-Portugall 993) AMPBTC BTC T800 transputer EO
Tsinghua-1 (SSTL-THU2000) AMPBTC BTC T805 transputer EO
TiungSAT (SSTL-Malaysia2000) Improved AMPBTC BTC T805 transputer EO
SPOT-1 (ONES 1986) 
SPOT-2 (ONES 1990) 
SPOT-3 (ONES 1993) 
SPOT-4 (ONES 1998)
Fixed-rate DPCM DPCM n/a EO
IKONOS (US.GeoEyel999) ADPCM Kodak DPCM ASIC - Kodak BWCP EO
QuickBiid (US.DigitalGlobe2001) ADPCM Kodak DPCM ASIC - Kodak BWCP EO
W orldview-1 (US. DigitalGlobe2007) ADPCM Kodak DPCM ASIC - Kodak EO
STEREO (NASA2006)
RICE and RICE and
OBC - RAD6000 Sun Expl
a lossy wavelet(H-compress) DWT
MTI (US.DOE2000) CCSDS-LDC RICE ASIC - USES chips EO
Mars Odyssey (NASA2001)
CCSDS-LDC RICE ASIC - USES chips
Mars Explfast lossless predictive compressor 
or slower lossy DCT compressor
DPCM or 
DCT
OBC
EO-1 (NASA2000) CCSDS-LDC RICE ASIC - USES chips EO
PICARD (CNES2009) CCSDS-LDC RICE DSP Sun Expl
FedSAT (Australia2002) Adaptive JPEG-LS JPEG-LS FPGA - Xilinx XQR4062XL EO
Chang’E-1 (China2007) Differential Predictive + Bit Plane DPCM FPGA Moon Expl
Phobos (SovietUnionl988)
DCT + scalar quantizer 
+ fixed length coding
DCT OBC - Z80 Mars Expl
Clementine (NAS A1994) 
Mars94/96 Probe(Russia) 
Cassini Probe(NASA/ESA1997) 
ETS-7 (JAXA1997)
Nozomi (JAXA1998)
DCT + Quantizer + ZigZag 
+ RLE + Huffman 
(very close to JPEG)
DCT ASIC - CNES ICM
Moon Expl 
Mars Expl 
Saturn Expl 
Sci Demo 
Mars Expl
SPOT-5 (CNES2002) DCT (with rate controlled) DCT n/a EO
TRACE (N AS A1998) JPEG-baseline DCT OBC (custom AMD2910) Sun Expl
Proba-2 (ESA2009)
JPEG-baseline DCT
OBC Tech Demo
LZW
Micro LabSat (JAXA2002) JPEG-baseline DCT OBC - 64 bit RISC Sci Demo
Lossless JPEG Lossless JPEG
SUNS AT (SouthAfrical999) JPEG-baseline DCT DSP - DSP56L002 EO
TEAMSAT(ESA1997) JPEG-baseline DCT D S P -T C S 21020 Sci Demo
PROBA-1 (ESA2001) JPEG-baseline DCT D S P -T C S 21020 EO
Beijing-1 (SSTL-China2005) JPEG-baseline DCT DSP EO
ALOS (JAXA2006)
JPEG-baseline DCT
ASIC - JAXA IDCP EO
Lossless JPEG Lossless JPEG
Solar-B (JAXA2006)
12bit JPEG-baseline DCT and
ASIC Sun Expl
12bitDPCM DPCM
Meteosat-8 (ESA2002)
JPEG-baseline and DCT
n/a Weather
Lossless JPEG Lossless JPEG
Cartosat-1 (ISR02005) 
Cartosat-2 (1SR02007)
JPEG-baseline (CR=3.2) DCT n/a EO
RapidEye (SSTL-German2008) Lossless and Lossy JPEG DCT Real-time EO
THEOS (CNES-Thailand2008) DCT (CR=2.8 or 3.7) DCT n/a EO
BilSAT-1 (SSTL-Turkey2003) JPEG2000 DWT
FPGA+DSP - (XCV300E + 
TMS320C6701)
EO
RASAT (Turkey2009) JPEG2000 DWT
FPGA-
Xilinx Virtexll 1000
EO
IMS-1 (1SR02008) JPEG2000 DWT n/a EO
Mars Exploration Rovers 
(NASA2003)
ICER and DWT and
OBC - RAD6000 Mars Expl
LOCO JPEG-LS
X-SAT (Singapore2009) content-driven version JPEG2000 DWT
FPGA - Strong ARM SA l 110 
(20) + Actel AX 1000(2)
EO
PLEIADES-UR (CNES2010) DWT+BitPlaneEncoder (CR:4-7) DWT ASIC EO
Notes: T heo. - Theoretical; EO - Earth O bservation; D em o - D em onstration; Expl - Exploration; Tech - T echnology.
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3.1.2 Prediction-Based Compression Systems
This section reviews on-board image compression systems based on prediction-based techniques. 
There is one exception that compression systems using Lossless JPEG are reviewed in section
3.1.3.1 together with JPEG-baseline. Except for DPCM, prediction based techniques, from Rice to 
JPEG-LS, have been mostly used for lossless data compression.
3.1.2.1 DPCM Compression Systems
SPOT-1 (CNES 1986) is the first mission deploying an on-board image compression system. A 
DPCM technique with a fixed compression ratio (CR), is used as the compression algorithm [67]. 
The same technique was also used in the following SPOT-2 to SPOT-4 missions. One out of three 
pixels is considered as a reference pixel. The prediction of the other two pixels is computed as the 
half sum of two adjacent reference pixels. The prediction residual is non-uniformly quantized by 
adapting to a Laplacian distribution. It is then coded using 5 bits for each quantized prediction 
residual. The reference pixels are kept uncompressed. Thus the number of bits per pixel at the 
output of the DPCM is (8  -I- 2 * 5)/3  = 6 , and the corresponding compression ratio is 1.33.
The Eastman Kodak Company developed a proprietary rate-controlled Adaptive DPCM 
(ADPCM) image compression algorithm for commercial remote sensing applications. This 
algorithm has been implemented in a space-qualified Bandwidth Compression (BWC) ASIC. 
BWC has been used on-board IKONOS (US.GeoEyel999) and QuickBird 
(US.DigitalGlobe2001). It operates in two modes, a fixed-rate output or a rate-controlled to a 
desired bit rate output. The algorithm is a numerically lossy technique, which utilizes an adaptive 
predictor, an adaptive quantization strategy, and a Huffman-based encoder. A rate-controlling 
mechanism is used to modify the compressor to generate essentially a fixed/desired output bit rate 
[156]. After BWCP, Kodak continued the development and successively produced the advanced 
BWC (ABWC) and the enhanced BWC (EBWC) [94, 156]. Both techniques are implemented in 
ASIC as well. ABWC has migrated from the Kodak adaptive prediction to the median predictor 
that is used in JPEG-LS. A lossless mode was added to get the highest quality imagery. Besides, a 
second compression ratio was added to make the ASIC more adaptive. EBWC incorporated two 
independent compression modules within a slightly larger ASIC. A pass-through mode was added 
to provide raw, uncompressed data. Moreover, the parallel input and output interfaces were 
replaced by high-speed Low-Voltage Differential Signalling (LVDS) serial interface, so that a 
Phase Lock Loop (PLL) was also incorporated to re-synchronize and sample the serial input data. 
Comparison of these three ASICs is shown in Table 3-2. WorldView-1 (US.DigitalGlobe2007) 
has a Digital Processing Unit (DPU), designed and custom-built by Kodak. This DPU provides 
real-time radiometric/geometric calibration, besides Kodak ADPCM image compression [157].
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Table 3-2: Comparison o f BWC, ABWC and EBWC ASICs Developed by Kodak
BWC ABWC EBW C
Prediction Median Predictor Median Predictor
R ate C ontrol a desired bit rate two desired bit rates two desired bit rates
Com pression M odes Two (fixed rate @1.8bpp, 
a desired bit rate @2.1~4.0bpp)
Three (BWC + 
lossless mode)
Four (ABWC + 
pass through mode )
The compression system onboard Chang’E-1 (China2007) [106] adopted a bit-plane based 
differential predictive coding algorithm with a compression ratio of 2 as a minimal value. The 
algorithm is adaptive in terms of lossy or lossless compression depending on the autocorrelation 
of the image. This algorithm was implemented in a FPGA chip.
3.1.2.2 Compression Systems Based on the Rice Algorithm
Golomb coding was proposed by Solomon W. Golomb in 1966. It uses a tuneable parameter m  to 
divide the input value into two parts: q, the result of a division by m, and r , the remainder. Rice 
coding is equivalent to Golomb coding when the tuneable parameter is a power of two. This 
makes it extremely efficient for application in digital world, because the division becomes a bit- 
shift operation and the remainder operation becomes a bit-mask operation. The Rice algorithm, 
which consists of the prediction and the Rice encoding, was firstly published in 1971 [158]. In the 
following 20 years, advanced variations have been developed [159-161]. This algorithm performs 
well with low complexity for implementation.
The Rice algorithm was implemented in software on an on-board computer RAD6000 in 
STEREO (NASA2006), together with a lossy wavelet image compression algorithm, called H- 
compress [162].
CCSDS-LDC, presented in Section 2.2.1, is an extended Rice algorithm. Universal Source 
Encoding for Science Data (USES) is the space qualified ASIC implementation, produced by the 
Centre for Advanced Microelectronics and Biomolecular Research (CAMBR), University of 
Idaho [95]. There are a lot of missions with CCSDS-LDC implemented in software or hardware. 
For example, the compression systems of MTI (US-DOE2000) [163], Mars Odyssey 
(NASA2001) [164] and EO-1 (NASA2000) [165, 166], are implemented as ASICs (i.e. USES). In 
contrast, CCSDS-LDC is implemented in software on a DSP processor in PICARD (CNES2009) 
[167]. A detailed table of these missions is given in [95].
3.1.2.3 Adaptive JPEG-LS Compression System on FedSAT
FedSAT (Australia2002) deployed an on-board image processing system - the Satellite Adaptive 
Image Compression System (SAICS) [102, 107, 108], which uses lossless or near lossless 
compression of JPEG-LS depending on local image statistics. By adaptively varying the amount
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of error introduced into an image, it is possible to significantly increase the compression ratio 
without losing any information from the areas of an image that are considered “ important” .
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Figure 3-4: Block Diagram o f HFC-I on-board FedSAT
SAICS was implemented on a radiation hardened Xilinx XQR4062XL SRAM-based FPGA, in a 
High Performance Computing payload (HPC-I) shown in Figure 3-4. An UTMC 80196 
microcontroller interfaces with the spacecraft and provides local control and monitoring for the 
payload activities. It coordinates loading hardware configuration files into the FPGA chip and 
reports to the ground station about the operation status of the payload and other housekeeping 
data. The operating system of the microcontroller is stored in an EEPROM, while the flash 
memory stores configuration files. The SRAM stores commands and data, and also provides a 
working area for the microcontroller. The memory controller is implemented in an Actel anti-fuse 
FPGA managing the joint access of the FPGA and the SRAM to the microcontroller.
3.1.3 Transform-Based Compression Systems
In this section, on-board image compression systems based on DCT and DWT transform 
techniques will be reviewed respectively.
3.1.3.1 DCT Based Compression Systems
“JPG” image files, compressed by JPEG-baseline, a typical DCT compression technique, have 
been widely used on Internet. JPEG and other DCT based compression techniques also have been 
employed in many space missions.
Developments in CNES:
A  DCT based algorithm with a scalar quantizer and fixed length coding was implemented in one 
of the camera payloads of Phobos(1988). This algorithm with selectable CR of 4, 8 and 12 was 
implemented in software and operated off-line. The compression of one 208x144 image lasted for 
around one hour due to the limited performances of the Z80 type microprocessor [67].
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Between 1990 and 1991, the Image Compression Module (ICM) was developed as a DCT based 
image compression ASIC, under a CNES contract on up-to-date radiation tolerant technology. It 
is capable of four Mpixels/second real-time compression and is adapted for compression ratios of 
about 3 to 20. ICM is based on DCT with a variable length encoder very close to ISO/JPEG 
standard. The DCT transform produces decorrelated coefficients with 11 bits precision. The 
quantization step is defined by two parameters: a scale factor (constant for all coefficients) and a 
weighting factor that sets different quantizer for each coefficient. The quantized block is scanned 
in a zig-zag order, followed by searching for zero values. Each non-zero value produces an event, 
which is Huffman coded using a table with predefined variable length codes. ICM has been 
selected by several space missions, including Clementine (NASA1994), Cassini Probe 
(US/EU1997), ETS-7 Technological Satellite (Japanl997), Nozomi (known before launch as 
Planet-B, Japanl998) [67].
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Figure 3-5: On-board Imaging Chain o f SPOT-5
On SPOT-5 (CNES2002), a variable rate DCT-based algorithm with a rate control scheme was 
used for image compression. This compression operates in real-time and delivers a fixed rate bit­
stream with a 2.8 compression ratio for High Resolution Geometric (HRG) and High Resolution 
Stereoscopic (HRS) PAN bands and 2.28 for HRG spectral bands. This algorithm is composed of 
a DCT decorrelator, a scalar uniform quantizer and an entropy coder [168, 169]. It is close to 
JPEG-baseline but with a fiat quantization matrix. The on-board image chain is illustrated in 
Figure 3-5. The compression unit is capable of processing simultaneously 3 outputs (out of 7 
delivered by instruments). Each of the 3 compression channels delivers a bit stream at a fixed rate
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of 45.5 Mb/s in order to match the fixed rate of the payload telemetry channel at 50 Mb/s. This bit 
stream is then formatted, optionally recorded in the mass memory, and encoded and ciphered in 
the formatting unit before being downloaded. The THEOS (CNES-Thailand2008) [170] is also 
using DCT-based algorithm with compression ratio of 2.8 or 3.7.
JPEG Compression Systems:
On TRACE (NASA1998), the Data Handling Computer (DHC), a customized image processor 
based on the AMD 2910 bit-slice architecture, performs various kinds of image processing, 
including JPEG-baseline compression [171]. SUNS AT (SouthAfrical999) [83], TEAMSAT 
(ESA1997) [172], Proba-1 (ESA2001) [69], and Beijing-1 (SSTL-China2005) all utilise a DSP 
processor to run the JPEG-baseline compression software. Proba-2 (ESA2009) [173] and 
MicroLabSat (JAXA2002) [174] have JPEG-baseline compression implemented in the OBC. The 
Cartosat-1 (ISR02005) [175] and Cartosat-2 (ISR02007) [176] are using the JPEG-baseline 
compression, with compression ratio up to 3.2. Besides having the JPEG-baseline lossy 
compression, Proba-2, also employs the Lempel-Ziv-Welch algorithm (LZW) for lossless data 
compression, while MicroLabSat and Meteosat-8 (ESA2002) employ lossless JPEG for lossless 
data compression. The payload electronic unit onboard the RapidEye five-satellite constellation 
(SSTL-German2008) [2, 177] supports both selectable lossless (around 2:1) compression and 
lossy (up to 10 :1) compression for each band in real-time.
Advanced Land Observing Satellite (ALOS, JÀXA2006) [96] carried an ASIC chip, called Image 
Data Compression Processor (IDCP), which uses JPEG, including JPEG-baseline and lossless 
JPEG, with automatic bit-rate control function. The IDCP adjusts the compression parameter Q- 
scale dynamically in real-time in order to transmit data'to a ground station within fixed data rate 
constantly. Similarly on Solar-B (JAXA2006) [178] an ASIC chip does the 12bit JPEG-baseline 
and 12bit DPCM compression.
3.1.3.2 DWT Based Compression Systems
H-compress, CCSDS-IDC, JPEG2000, and ICER are all DWT-based compression techniques. 
These techniques can operate at high compression ratios but not generating the blocky and blurry 
artefacts, which the DCT-based JPEG-baseline technique does. Although CCSDS-IDC has not yet 
been used on-board any current missions, its several implementations are under development, 
including software in C and JAVA, and an ASIC being developed at the University of Idaho’s 
CAMBR [95]. Besides this, PLEIADES-HR (CNES2010) [98, 179] will carry a compression unit 
made of ASICs, using DWT transform followed by a bit plane encoder. This section mainly 
introduces the JPEG2000 and ICER compression systems.
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JPEG2000 Compression System:
The image compression payload GEZGIN, on-board BUS AT-1 (SSTL-Turkey2003) has used 
JPEG2000 compression algorithm. This standard algorithm is also used onboard IMS-1 
(ISR02008) [180] with a compression ratio of 3.4, The GEZGIN-2 payload for RASAT 
(Turkey2009) and the Parallel Processing Unit (PPU) for X-SAT (Singapore2009) are both 
planning to use JPEG2000.
GEZGIN is a digital signal processing card, which compresses raw images coming out of cameras 
in real-time in JPEG2000 format. GEZGIN meets a 6.5 seconds constraint on real-time image 
compression by exploiting the parallelism among image processing units and assigning compute 
intensive tasks to dedicated hardware, as follows: a) Wavelet transformation which consists of 5/3 
coefficient integer filtering and signal decomposition, is implemented on a SRAM-based Xilinx 
Virtex-E FPGA XCV300E; b) Entropy coding and formatting are implemented on a general 
purpose DSP, namely TMS320C6701 of TI. With this distributed processing, GEZGIN attains a 
high throughput and maintains real-time operation [84, 101].
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Figure 3-6; Block Diagram o f GEZGIN-2
GEZGIN-2 [104, 105] will be an implementation of the full processing path of the JPEG2000 
algorithm in a single SRAM-based FPGA, Xilinx Virtex2-1000. It enhances the flexibility and 
efficiency of image compression by including new adjustment parameters like input image size, 
processing tile size, etc and by adopting the well-known rate-distortion optimization facility of the 
JPEG2000 algorithm to the real-time processing requirements. A block diagram of GEZGIN-2 is
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given in Figure 3-6. The image processing FPGA accommodates two banks of external memory 
for temporary storage of the image data during acquisition and processing. The FPGA’s 
configuration resides in two redundant Flash ROM units and is loaded from either one of them on 
power-up. The content of one of the ROMs could be changed in-orbit while the other one remains 
intact as a back-up. GEZGIN-2 is equipped with high speed data links complying with the ESA 
SpaceWire standard [117], offering image and data transfer at a rate of 100 Mbps. Two redundant 
SpaceWire links are available. All data links use LVDS at the physical layer for reliable data 
transfer. A Flash ROM based FPGA controls the data-handling among all processing units, and 
also implements the SpaceWire nodes. The command/control interface of GEZGIN-2 is a dual 
redundant CAN bus, managed by a dedicated CAN controller. The encryption/decryption features 
are implemented on a separate board called GOLGE, which is mounted on GEZGIN-2 as a 
daughter-board.
The PPU of X-SAT [91, 181] is an onboard technology demonstration payload for image 
selection, classification and compression. The PPU hardware is comprised of 20 SAl 110 
StrongARM microprocessors interconnected via two central FPGAs, as shown in Figure 3-7. The 
PPU performs image compression by using a content-driven version of JPEG2000 compression, 
which is based on unsupervised segmentation. Besides image compression, identified applications 
also include fire and oil detection.
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Figure 3-7: Block Diagram of PPU for X-SAT
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ICER Compression System on Mars Exploration Rovers:
The Mars Exploration Rovers "Spirit" and "Opportunity" (NASA2003) arrived safely on Mars in 
January 2004 and send an extensive amount of images since then. Most of the images were 
compressed with the ICER image compression software, while the rest were compressed with 
modified Low Complexity Lossless Compression (LOCO) software.
ICER [77, 103, 182] is a wavelet-based image compressor that features progressive compression. 
Following the wavelet transform, ICER compresses a simple binary representation of the 
transformed image, achieving progressive compression by successively encoding groups of bits, 
starting with groups containing highly significant bits and working toward groups containing less 
significant bits. The entropy coder is using a lesser known technique called "interleaved entropy 
coding". The software implementation has particularly low complexity. Meanwhile, given perfect 
probability-of-zero estimates, both arithmetic coding and interleaved entropy coding can 
compress stochastic bit sequences to within 1% of optimal. ICER also incorporates a sophisticated 
error-containment scheme to limit the effects of data loss. The basic idea is to produce the 
compressed bit stream in separate pieces or segments that can be decoded independently. ICER is 
implemented in software, using the VxWorks operating system running on a 20-MHz RAD6000 
processor.
3.2 Analysis of the Survey
This section firstly analyses the algorithms used in the compression systems presented in the 
previous section. The implementation approaches employed are then discussed.
3.2.1 Theoretical Basis
According to the launch year, the reviewed space missions in Table 3-1 are separated into five 
groups, based on five time slots, as shown in Figure 3-8, where the usage of the main types of 
compression algorithms is plotted as a bar graph. As can be seen, prediction and DCT based 
compression techniques dominate almost every time slot. However, in recent years, usage of 
DWT compression is increasing, for its much better quality of reconstructed images for 
compression in low bit-rate range, compared with DCT based techniques. The primary reason for 
DCT going unpopular for on-board satellite image compression is the unwanted block artificial 
effects introduced by the block-by-block processing method. Prediction based techniques are still 
very popular in recent years, for it is the most effective way to achieve lossless data compression, 
which is still a strict requirement for some payload data.
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Figure 3-8; Theoretical Basis Vs Launch Tim e o f  Reviewed Com pression Systems
The review ed system s are all focused on tw o-dim ensional im age com pression. M S im ages are 
m ostly  processed  band by  band, w hich is in traband coding. Alternatively, they are transform ed 
into another colour space before  in traband coding. Spectral redundancy, w hich  exists specifically  
in M S satellite im ages, can be rem oved via in terband  spectral decorrelation. T his topic although 
actively  investigated  in the literature has not yet been applied  to satellite on-board  com pression 
[51-54, 56-59, 97, 183].
T he com pression  o f  H yperspectral (HS) satellite im ages, w hich can have m ore than  100 spectral 
bands, requires h igh-speed data processing ability. F or exam ple, the hyperspectral instrum ent on 
board  EO-1 runs at over 500 M bps. This m akes HS im age com pression  an even m ore challenging  
task. A  num ber o f  algorithm s for HS im age com pression have been  developed such as, pred iction  
based [48, 49, 184, 185], Vector Q uantization based [55, 186], hybrid  techniques [187], etc.
3.2.2 Implementation Approaches
T he im plem entation  approaches to the review ed com pression  system s com e into th ree different 
categories: softw are, hardw are, or com bined so ftw are-and-hardw are. Software com pression  
system  is executed on general-purpose central p rocessing unit (C PU ) or D SP processor. 
T ransputer is classified as general-purpose CPU as well in this thesis. T he hardw are 
im plem entation is based on A SIC  or FPG A . Low  cost sm all satellites, such as B IS A T -1 and 
Beijing-1, have opted for DSP processors and/or FPG A  platfom is im plem enting the m ainstream  
com pression techniques, for instance JPEG 2000 and JPE G -baseline.
A ccording to the statistics, as show n in Figure 3-9, A SIC  covers m ore than 40%  o f  the 
im plem entations o f  the on-board  com pression systems as show n in T able 3-1. The prim ary reason  
is the high throughput and the high-speed processing capabilities o f  A SICs, com pared  w ith  C PU s 
or DSP processors. For A SICs, the processing task  is d iv ided  into m any m odules, w ith  each 
m odule assigned to one piece o f  dedicated hardw are, and they  are executed in parallel. T herefore,
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A SIC s provide the possib ility  to process satellite im ages on-board  and  in real-tim e. M oreover, 
custom ers inclined to adopt A SIC s, i f  they  are flight-proven com ponents and are easy to integrate 
into the payload. F or exam ple, N A SA -U SE S and C N ES-IC M  A SIC s are em ployed in m any 
m issions.
I-PGA
, ■ /  
i DSl
Figure 3-9: Implem entation Approach Sectors o f  Reviewed Com pression Systems
The statistics o f  im plem entation  approaches in the review ed com pression system s is illustrated in 
F igure 3-10, accord ing  to five tim e-slots. A SIC s dom inate four o f  those tim e-slo ts. H ow ever, 
im plem entations using SR A M -based FPG A s are becom ing m ore popu lar in recent years, because 
im plem entations on FPG A s are cheaper and easier to develop than those using  A SIC s, and 
FPG A s are re-program m able, although FPG A s have w orse processing capability  than A SIC s i f  on 
the sam e m anufacturing process. Im plem entations on SR A M -based FPG A s have the advantage 
that the data processing subsystem  can be reprogram m ed from  a ground-based contro l centre to 
account for m ission changes and/or im proved algorithm s over the lifetim e o f  the m ission.
I I9W 2001 2002  200.3 ’000
□ Ol’.C 
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Figure 3-10: Implementation Approaches Vs Launch Time o f  Reviewed Com pression System s
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SRAM-based FPGA are susceptible to SEU effects, which are induced by high-energy particles in 
the harsh environment of space. SEUs can be mitigated through the use of radiation-tolerant and 
radiation-hard technologies as well as SEU mitigation techniques, e.g. Triple Module Redundancy 
(TMR) [126]. The radiation hardened Xilinx FPGA XQR4062XL in HPC-I on board FedSat, 
described in Section 3.1.2.3, is the first demonstration of hardware reconfiguration in space [188]. 
Some other space applications of radiation-tolerant FPGAs were developed, for example on the 
Lander and the Rover vehicles in the Mars Exploration Rover mission and the OPTUS Cl 
communications satellite. The Xilinx FPGA XCV300E on board BilSAT-1, although not a 
radiation tolerant type, still operates in LEO Orbit [101]. Successful on-board utilizations of 
SRAM-based FPGAs are steps towards accepting reconfigurable logic devices as a flight-proven 
technology by the space engineering community.
3.3 Development Trends
This section discusses the development trends and some important issues related to the design of 
an image compression system and an imaging payload.
First, the error resilience ability of image compression algorithms is especially important for 
space applications. It can prevent or limit the effect of error(s) occurring during compression or 
during transmission of the compressed data to ground. Thus, ground station could get maximal 
valuable information out of corrupted compressed files. The demand for error resilience ability 
has been recognized. For example, an error-constraint scheme has been developed as part of ICER 
on Mars Exploration Rovers. The tiling scheme of JPEG2000 employed on GEZGIN-1 and 
GEZGIN-2, stops the error propagation from one tile to another. The independent segments 
scheme of CCSDS-LDC and CCSDS-IDC is a similar concept aimed at constraining the effect of 
errors inside one segment.
Except the error-tolerance functionality of image compression algorithms, hardware design also 
should be given due consideration to SEU effects. To mitigate these effects, Xilinx has a range of 
radiation-tolerant FPGAs and has some other design techniques, like readback, reconfiguration 
(full or partial), scrubbing, and modular redundancy [124-126]. These techniques can be used 
individually or in a combination. However, they work at a higher cost. For example, TMR at least 
triples the system resources usage. The research in this area is still a hot topic.
Selective image compression is becoming an active topic whereby classification is used as a pre­
processing stage for the decision-making regarding the compression process. In this case, the 
classification results are used to determine the locations of the areas of interest in the image, so 
that these areas are treated differently during compression. Examples of such systems are the 
adaptive JPEG-LS of SAICS on FedSAT [102, 107, 108], the Region of non-interest (RONl)
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scheme of JPEG2000 on GEZGIN-2 [104, 105], and the content-driven version of JPEG2000 
based on unsupervised segmentation on X-SAT [91,181].
The on-board storage is a very important feature of imaging payloads. The mass memory for raw 
or processed image data is normally the high-speed, highly reliable solid-state recorders (SSRs) 
based on SDRAM and FLASH devices. The solid-state data recorder (SSDR) on board DMC 
missions is capable of storing 8 Gbits of data. However, SSRs can have a higher cost per bit and 
lower storage density, compared with Hard Disk Drives (HDDs), when very high capacities are 
required. HDD is very promising for future missions, although there are several obstacles to 
overcome [189]. The DMC mission has actually used a HDD for technology demonstration on 
board Beijing-1.
The CAN bus is a good choice as an interface between the main computer and the image 
processing payload, for its simplicity and high reliability. It has been employed in many SSTL 
satellites. Smart-1, and GEZGIN-2 of RASAT, etc.. Recently, the high-speed SpaceWire interface 
is attracting a lot of interest, which is also used on GEZGlN-2. SpaceWire is very promising, as it 
provides low-latency communication, throughput scalability and fault tolerance capability [117].
Several researchers [190, 191] have recently successfolly downloaded satellite data directly from 
passing-by satellites although they are not supposed and authorized to. This has illustrated the 
need for on-board encryption in imaging payloads. The Data Encryption Standard (DES) 
algorithm has been adopted by SPOT-5, while the RASAT will carry the GOLGE module 
implementing Advanced Encryption Standard (AES) algorithm. GOLGE will use two ASICs to 
achieve real-time encryption of images captured by RASAT imaging payload [192].
3.4 Conclusions
This chapter reviewed image compression systems on board current and emerging space missions. 
More than 40 missions were considered, including the algorithms used and their implementations. 
Statistical analysis has revealed:
• that prediction based and Discrete Cosine Transform (DCT) based compression 
techniques have dominated the field of on-board image compression with respect to 
lossless and lossy compression;
• that prediction based techniques are still very popular in recent years, for it is the most 
effective way to achieve lossless data compression, which is still a necessary requirement 
for most application scenarios;
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• that DWT transform based techniques is going to replace DCT based ones, for having 
outstanding compression performance in low bit-rate compression without unwanted 
block artificial effects;
• and that implementation using FPGA will be the leading method, for its high-speed, 
reprogrammable, cheap, and short time-to-market advantages.
Development trends can be summarised as follows. The error-resilience ability of compression 
algorithms is an essential feature of on-board processing in addition to SEU mitigation 
techniques. A selective image compression scheme results in a more efficient data reduction by 
keeping information that is useful to end users. The SpaceWire protocol is a very good candidate 
for high-speed data transmission on/off chip. Data encryption is a necessary task for imaging 
payload of Earth Observation satellites. This thesis will not engage encryption algorithms and 
their implementation, as they are covered by another PhD thesis in Surrey Space Centre [193].
The survey presented in this chapter is the first systematic overview of existing image 
compression systems across a large set of space missions, which includes a statistical analysis 
and a summary of development trends. It is the first time to give such a systematic overview, 
statistical analysis, and development trends to the existing image compression systems across a 
large set of space missions. Ajournai paper has been published in Acta Astronautica [100], based 
on this work and the proposed architecture of the on-board compression system presented in 
Chapter 4.
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Chapter 4
4 On-Board Image Compression System 
Architecture
In current on-board compression systems, bands of multispectral images are processed 
independently, i.e. intra-band coding. In this case, the intrinsic spectral redundancy of 
multispectral images is still untouched in the compressed data. Inter-band coding involving 
spectral decorrelation is able to remove the spectral redundancy. Although spectral decorrelation 
has been actively investigated in the literature [51-54, 56-59, 97, 183], it has not been applied to 
on-board applications yet.
The on-board multispectral images are represented in raw data format and generally there are 
misalignments among the individual spectral bands. Spectral decorrelation works under the 
assumption that these spectral bands have been perfectly aligned to each other. The alignment can 
be achieved via inter-band registration techniques. Since it is being undertaken onboard spacecraft, 
inter-band registration must work autonomously without manual interference. High accuracy and 
robustness are another two requirements. Apart from the inter-band coding, inter-band registration 
is also a prerequisite for other on-board applications, like data fusion, spectral signature based 
classification, etc.. In this chapter, an autonomous inter-band registration method is proposed, as 
part of proposed on-board image compression system architecture.
Future satellite missions will also be capable of carrying out some other pre-processing tasks such 
as image classification and change detection. One typical image classification is cloud detection, 
as clouds are effectively unwanted “application noise” [194], which is a very common problem to 
optical Earth observation. Change detection analysis which requires two or more images acquired 
over time, can help to improve the transmission bandwidth by sending to ground the identified 
changes only.
Based on the survey analysis and developing trends presented in Chapter 3, a new architecture of 
on-board image compression system for panchromatic and multispectral images is proposed and 
overviewed in Section 4.1. The following Sections 4.2, 4.3 and 4.4, introduce three sub-system 
modules in more detail respectively: radiometric calibration, inter-band registration and spectral
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decorrelation. Section 4.5 presents experimental results, using panchromatic and multispectral test 
images. Finally, conclusions are given in Section 4.6.
4.1 Overview of the On-Board Image Compression System
The arehiteeture of the proposed on-board image compression system is shown in Figure 4-1. The 
raw image data, after eoming out of the cameras, is processed serially, tile-by-tile, first 
undergoing some pre-processing tasks, whieh improves eompression performance or enables the 
systems to make intelligent decisions about the compression process.
Image
CompressionCameras
Tiling
§ 4.1
Storage/
DownlinkEncryptioi
R efll9 9 J
Spectral
Decorrelation
Lossless image 
compression
Lossy image 
compression
Radiometric Calibration
Change Detection
Classification
Registration
§ 4.2 & 4.3
Figure 4-1 : Block Diagram o f Proposed on-board Image Compression System
Each processing module filled with blue colour in Figure 4-1 is optional. For example, when users 
only eonsider intra-band coding, the inter-band registration and spectral decorrelation are not 
required and then can be skipped. If all processing modules are skipped, the raw and 
uneompressed image data are preserved.
The primary reason to do tiling is that the dimension of satellite image is extremely large. It is too 
complicated to handle the whole image at one time. Moreover, tiling seheme constrains error 
propagation in one tile, a small area. However, the size of one tile must not be too small, 
otherwise compression performance will be degraded due to less decorrelation ability and more 
overhead data. The required buffer memory to store image data temporarily is proportional to the 
tiling size. Therefore, the tile size must be kept under a reasonable size to meet the limitation of 
buffer memory size.
The size of the required buffer memory is represented using the following equation:
B u f fe r  Size = 2* Sluing * L* N * M bits  (4_1)
where eaeh tile has a square shape with being the number of pixels horizontally and
vertically, L is the number of pixels per line of the whole image, N is the number of bits per pixel,
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and M is the number of multispectral bands. The number of the bands M is included in Equation 
(4-1) because multispectral images are usually represented in Band Interleaved by Line (BIL) 
format. At the time of processing of the current tile, the following tiles are still fed into the buffer 
memory, which explains the coefficient 2 in Equation (4-1). For example, assuming tile size of 
Stiling =512, the required buffer memory is around 2 * 512 * 20000 * 8  * 3 bits = 6 0  MBytes 
for multispectral image captured by satellites from DMC Constellation.
The pre-processing stage includes radiometric calibration, registration, change detection, and 
classification. Raw imaging data are only digital numbers without significant physical meanings. 
Radiometric calibration converts these digital numbers into radiance quality that went into sensor. 
Registration consists of inter-band registration and co-registration to a reference image. Inter-band 
registration is to align different spectral bands of a multispectral image, and it is a necessary step 
for the coming spectral decorrelation process. The other type of registration is the co-registration 
of current image to a reference image in the database, which is captured of the same location but 
at a different time. Such registration is carried out for the purpose of temporal change detection, 
which involves the process of comparison of the images pixel by pixel or on an image level.
Selective image compression is one of important development trends. It normally requires change 
detection or classification. If no change is detected at all through a change detection technique, 
this image does not need to be saved or downloaded. If any changes are detected, only the change 
part needs to be processed. Classification divides an image into many regions. Each region 
represents similar characteristics, which are different from neighbouring regions. Therefore, the 
subsequent compression could vary its compression techniques according to the classification on 
that region. For example, regions classified into certain classes are labelled as region of interest, 
while regions with others classes are labelled as region of non-interest. Compression algorithms 
will treat these regions differently [194, 195].
Following pre-processing, the image is compressed and then encrypted, before going via the 
downlink straight to the ground station or to the on-board storage for a store-and-forward scheme. 
During compression, spectral decorrelation is necessary for multispectral images, which is 
followed by traditional two-dimensional image compression techniques, with the choice of 
lossless compression, lossy compression, or both.
For two-dimensional satellite image compression, a comprehensive test is made in [196], using 
different combinations between Peanno-Hilbert scanning, Haar IWT, Haar IWT cascaded, 5-3 
IWT, 5-3 IWT cascaded, and p5[115, 197], LZMTF[198], JPEG-LS, JPEG baseline, JPEG2000. 
The suitable choices is reported as, JPEG-LS for lossless compression, JPEG2000 for lossy 
compression.
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Although JPEG-LS is a low-complex algorithm, an even simpler and more efficient lossless 
compression subsystem is proposed in Chapter 5, and it is based on multidimensional prediction 
and CCSDS-LDC recommendation.
CCSDS-IDC recommendation is designed for space application, although its architecture is 
similar to that of JPEG2000. According to the blue book [31] and other literature sources [35-38] 
CCSDS-IDC could achieve performance similar to JPEG2000, while having less complexity. The 
software development of CCSDS-IDC is presented in Chapter 5.
On-board encryption in imaging payloads prevents the unauthorized usage of image data captured 
by the satellite. A data encryption module [199] is added in Figure 4-1 to assure confidentiality of 
the image data.
The implementation of the radiometric calibration, inter-band registration and spectral de- 
correlation modules is explained in the following sections 4.2, 4.3 and 4.4, respectively.
4.2 Radiometric Calibration and Other Techniques
Radiometric calibration of remote sensing imagery can be defined as the process of converting the 
Digital Number of a raw image to the camera incident radiance [200, 201]. Coupe [189] has 
discussed the necessity of radiometric calibration if having data loss for any of the subsequent on­
board processing tasks, which makes the process non-reversible. On-board image data 
compression could be one of these tasks, as it can be exactly lossless compression or lossy 
compression.
In this section, a particular scenario is taken, where the vertical stripe effect in raw image data, 
brought by most of the linear CCD array of a push-broom imaging system, has to be removed, as 
it reduces the spatial correlation and undermines the subsequent data compression performance. 
After radiometric calibration, the image represents the incident radiance quality that is spatially 
continuous and smooth; therefore, the vertical stripe effect is removed.
4.2.1 Linear CCD Array of Push-Broom Imaging System
Many state-of-the-art Earth observation satellites (Beijing-1, UK-DMC, TopSat, RapidEye, JAXA 
ALOS, Spot-5, QuickBird, etc) are equipped with push-broom imaging payloads, on which one or 
several linear CCD array sensors are deployed. The linear array is positioned parallel to the earth 
surface along the cross-track direction. A two dimensional image is formed through the forward 
motion of the imaging platform.
Linear CCD array sensors generally have a line of detectors and two readout shift registers on 
either side. After time delay integration, the packets of radiance charge at odd-numbered detectors
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are shifted into one readout shift register and the packets of radiance charge at even-numbered 
detectors are shifted into the other readout shift register. This two-shift-registers scheme has the 
advantages of higher sensor packing density and readout speed [202]. The Kodak KLI-10203 
image sensor, being a multispectral linear array sensor on-board DMC satellites [203], is a 
classical linear CCD array sensor, consisting of three channels. Figure 4-2 shows one channel’s 
schematic diagram. Readout of a row of pixel data for each channel is accomplished via two CCD 
shift registers. Additional light shielded detectors are equipped at the output end of each channel 
acting as dark references.
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Figure 4-2: Single Chanel Schematic of Kodak Digital Science KLI-10203 Image Sensor[204]
The Kodak KLI-8811[205] panchromatic image sensor on-board TopSat is similar with KLT- 
10203, but using four CCD shift registers instead of two, which are not only positioned on each 
up and down side of the linear sensor array but also divided into left and right halves. Each CCD 
linear array corresponding to one of the five spectral bands of the RapidEye satellites produces 
four outputs [177], which has the same CCD shift registers layout as Kodak KLI-8811. EKONOS 
and QuickBird all are equipped with Kodak linear CCD arrays as well [206]. The up-to-date 
Kodak image sensor KLI-4104 [207] comprises of one 3x4080 linear colour sensor array and one 
1x8160 linear panchromatic sensor array; the readout mechanism of the panchromatic linear array 
is exactly the same as that of the KLT-10203 linear sensor array.
The up/down and left/right layout of four readout shift registers applies to the THOMSON (then 
Atmel, now e2v) TH7834 panchromatic CCD imaging sensor [208] used on-board Spot-5, and the 
e2v CCD21-40 panchromatic imaging sensor used on-board Beijing-1 [3]. The up-to-date e2v 
panchromatic image sensor AVIIVA-UM8-CL-1205 [209] has extended the four outputs layout to 
eight outputs.
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In Figure 4-2, with a closer look at the amplifier at the end of readout shift registers, one can find 
that the odd and even readout shift registers are sharing the same amplifier for the Kodak KLI- 
10203. However, for Kodak KLI-8811, Kodak KLI-4104, e2v TH7834, and e2v AVIIVA-UM8 - 
CL-1205 panchromatic sensor arrays, there is one dedicated amplifier to each of their readout 
shift registers.
The three-band multispectral imager at a higher resolution (22 m GSD at nadir) on-board Deimos- 
1[8], and UK-DMC-2[9], is equipped with a Kodak KLI-14403 linear CCD array [210], which 
has more detectors (14404 to 10200) and smaller pixel size (5pm^ to 7pm^) than Kodak KLI- 
10203, but the same layout on the detectors, readout shift registers, and amplifier.
Linear CCD image sensors used in push-broom imaging payloads have different process to the 
packet charges of odd and even numbered detectors, for instance read-out shift registers. 
Therefore there is a difference in brightness for the odd and even column pixels, which is the 
cause of the vertical stripe effect of a raw image [196].
4.2.2 Simple Radiometric Calibration
Normally, the camera, including CCD detectors and the following data path, is “designed to 
produce a linear response to incident spectral radiance” [201]. Thus the radiometric calibration, as 
a reverse function of the radiometric response, is also a linear function, with a bias and gain. For 
example. Figure 4-3 illustrates a linear radiometric calibration function for an individual channel 
of LandSat TM imager.
To get the incident radiance, a simple radiometric calibration (SRC), consists of gain correction 
and offset removing, as shown below:
Incident Radiance =  D igitalNum ber * gain  — bias 2)
These parameters of gain and bias can be obtained from a pre-launch test on the ground. However 
they may change according to time after the launch [211]. A post-launch [203] calibration can 
update these parameters.
Radiometric calibration can remove the vertical stripe effect. However, the radiance calculated 
has to be rounded to nearest integer, and scaled into a range of an image, which makes this 
process not exactly lossless. Moreover, the gain parameters, for example those for the 
panchromatic imagery of Beijing-1 given in Table 4-1, contain fractional numbers. The 
multiplication with a fractional number can be achieved by a floating-point multiplication or by 
an approximation through a couple of integer multiplications and integer divisions. The 
implementation cost is considerably very high for either method.
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Figure 4-3: An Example o f Radiometric Calibration Function for an Individual Channel o f LandSat TM
Imager[201]
Table 4-1: Radiometric Calibration Gain/Bias Parameters for the Panchromatic Imagery o f Beijing-1
Gain/Bias
Paramters
Odd Column Pixels Even Column Pixels
Gain Bias Gain Bias
Primary Bank 1.00727 45 1 40
Secondary Bank 1.043 40 1.0787 55
Instead of those two computation methods, a look-up table (LUT) based technique is 
recommended in [189]. However, the look-up table is not a guaranteed one-to-one 
correspondence. It could have two-to-one entry, which is illustrated in Figure 4-4(b). If so, it is 
not an exactly lossless process as well, because you might find there are multiple entries 
associated to one input when reversing the look-up table process.
X Y
(a)
X Y
(b)
Figure 4-4: Illustration of (a) reversible one-to-one correspondence LUT, (b) irreversible multiple-to-one
correspondence LUT
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4.2.3 Brightness Difference Compensation
B esides SRC, an alternative m ethod. B rightness D ifference C om pensation  (B D C ) is considered 
here, w hich  w as proposed and orig inally  called In teger G am m a D ifference (ID G ) com pensation  in 
[196]. The different brightness o f  odd and even colum n pixels appears as the  vertical stripe effect. 
T heir b rightness can be brought into balance via com pensation , as is d iscussed in  this section.
0 1  E l  0 2  E2 Oi Ei
O d d  C o lu m n  pixels  
E ven  C o lu m n  pixels
Figure 4-5: Illustration of Brightness Difference Compensation on One Tile
BD C is applied  on a tile-by-tile  basis, as show n in  F igure 4-5. The odd colum n p ixel cells are 
filled w ith  red colour, w hile even colum n pixels in b lue colour. O n each tile, the  average 
brightness d ifference o f  odd and even colum n p ixels is derived  first and then is com pensated  back  
to m ake them  sm ooth, as show n in  the equation  below :
B righ tnessD ifference = m ean(EvenPixels) — meaniOddPixels') 
Odd = Odd -F round{B righ tnessD ifference)
(4-3)
w here m ean  is to take the average value o f  every odd/even  pixel in that tile, round  m eans the 
brightness d ifference is rounded to the nearest integer. Odd is the  original odd colum n p ix e ls ’ 
value, and Odd is the value after brightness adjustm ent. A fter BDC, the im age is expected  to have 
the effect o f  vertical stripes rem oved or sm oothed out by com pensating  the brightness d ifference 
back.
From  the reverse o f  Equation (4-2), the odd/even colum n p ix e ls’ brightness d ifference o f  raw 
im age (D igital N um bers) depends on both these factors gain and bias. Bias d ifference m akes a 
tlxed base to the brightness difference. Then the o ther ingredient over the fixed base com es from
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the multiplication of gain difference with the incident radiance, which varies across the images. 
The brightness difference will vary according to the general brightness in the tile and the strength 
of gain non-uniformity. It is not a fixed number across a whole image or different images. 
Therefore, the brightness difference for each tile is forwarded along the smoothed out image and 
will be used to reverse this brightness adjustment. This process is exactly lossless, only involving 
addition or subtraction of integer numbers.
In some special occasions, the value of Odd is out of the image’s data range. For example, if 
some pixels have already been overexposed, such as those in bright cloud area, the addition of a 
positive brightness difference will shoot the value of OdA out of the range. In this case, brightness 
difference compensation is not applied, and a zero of brightness difference will be forwarded.
4.2.4 A Comparison of SRC and BDC
In Section 4.2.2 and 4.2.3, there are emphases on the point of lossless operation to these two 
different techniques - SRC and BDC. It is very a strict requirement if the users want to reverse the 
downloaded data back to the raw image data. Moreover, this is only possible under lossless 
compression.
However, for the ease of lossy compression, the compression itself would introduce some data 
loss. After downloading the image data with lossy compression, users cannot get the exactly 
original raw image data. The reconstructed image from the lossy compression is what users could 
get. Therefore, under this scenario, a more scientifically meaningful radiometric calibration (SRC) 
is preferable than the brightness difference compensation, ahead of the on-board lossy 
compression.
Table 4-2 gives a comparison between SRC and BDC, in terms of advantages and disadvantages. 
The conclusion would be SRC is suitable for lossy compression and BDC for lossless 
compression.
Table 4-2: A Comparison of Simple Radiometric Calibration and Brightness Difference Compensation
Disadvantages Advantages Notes
Simple
radiometric
calibration
Floating-point computation, multiplication 
+ division, or a large LUT 
Not exactly lossless
Scientifically
meaningful
Suitable for lossy 
compression
Brightness
difference
compensation
Need a sum of  N * N / 2  pixels’ value 
Scientifically meaningless 
A little more overhead to the compression 
bit-stream
Exactly lossless Suitable for lossless 
compression
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4.3 Inter-Band Registration Method
The spatial misalignment between physical locations of the CCD arrays of different spectral 
bands, is the cause to the misalignment of different spectral bands of the multispectral images. For 
example, on EO-1 satellite, the along-track separation between adjacent spectral bands’ sensors 
within each assembly bank leads to band-to-band misregistration [2 1 2 ], as makes inter-band 
registration necessary.
Automatic inter-band registration is the most critical pre-processing requirement for imaging tasks 
performed on board satellites, such as data fusion, interband coding, spectral signature based 
classifieation, etc.. The performance of these tasks depends on the robustness and accuracy of 
inter-band registration. Although a priori information about displacement between spectral bands 
is normally available, it is not accurate and stable enough as band misalignment is affected by 
spacecraft movements and attitude changes. Bamber et al. [213] have actually derived the attitude 
changes from the change of image displacement through image registration on the overlap area of 
primary bank and secondary bank.
There are many techniques for image registration [214], such as Ground control point (GCP) 
based techniques, and area-based techniques like eross-eorrelation and Phase Correlation. GCP 
based techniques require locating some tie points and taking these points as GCPs, and then the 
translation and scale are determined through three or more GCPs. However, this techniques need 
interaction from user, to make sure GCPs are paired correctly or to select or actually locate the 
GCPs [215, 216]. Spatial eross-eorrelation method is to define a search grid, and to find at which 
point the correlation is maximal [217]. Cross-correlation is slow, and would usually fail for inter­
band registration, or general speaking multimodal data [214].
In one of the first inter-band registration systems [218] a gradient representation of the image is 
thresholded to produce a binary boarder map, and then a FFT-based registration method is applied 
on the edge map. Later on, a typical FFT-based registration technique - phase correlation - 
became popular in registration of MS imagery, as it shows strong robustness against noises and 
non-uniform disturbances. In [219] an edge-based correlation image registration algorithm called 
EdgeReg is proposed, which includes an initial edge-filtering stage before phase correlation. 
Images are gradient-filtered on a band-by-band basis using a simple Sobel-like edge detection 
method. However, these edge-based techniques are very sensitive to the threshold used.
Different bands have different illumination on the same object, due to the varying spectral 
response of the object’s materials. However, Fourier transform based techniques, like Phase 
Correlation, is much more robust against “the correlated and frequency dependent noise and non- 
uniform, time varying illumination disturbances” [214]. In this section, an autonomous inter-band 
registration system is proposed, which uses a new gradient-based phase correlation method with a
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sub-pixel extension stage. A new automatic determination scheme for valid registration is also 
proposed.
Misalignment among spectral bands in a multispectral image, if greater than 0.25 pixels, can be 
visually noticeable in the pseudo-colour image [220]. Inter-band registration with sub-pixel 
accuracy gives more accurate classification results for small objects or area near objects’ edge. It 
also makes spectral decorrelation more efficient, which can enhance the performance of the 
subsequent compression. Finally, it enhances the visual appearance of the composed pseudo­
colour image.
MS
Image
PC
Grad
SPExt
VRD
Applications
Figure 4-6: Flow Chart o f Proposed Inter-band Registration Subsystem
As shown in Figure 4-6, the proposed registration subsystem consists of four modules: gradient 
image generation (Grad), phase correlation (PC), sub-pixel extension (SPExt), and valid 
registration determination (VRD). Therefore, it is named as GradPC.
4.3.1 Gradient Image Generation
A derived gradient image is chosen as the input to the phase correlation stage instead of the 
original image or its edge map. But this definition of a gradient image is different from that in 
[219, 221]. A two-pixel interval and only the magnitude information are used here, as shown in 
the equation below, with Figure 4-7 showing the neighbouring pixels used.
Grad -  \Fi+ij -  F i- i j | +  \Fij+i -  F y _ i| 
while in [2 2 1 ] the gradient’s definition is expressed in a complex form as follows:
Grad =  -  P i- ij l  +  i * l^ij+i -
(4-4)
(4-5)
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' A
Fm j
Figure 4-7: Illustration o f Neighbouring Pixels for Gradient Image Generation
The gradient is calculated with respect to a two-pixel interval. This scheme is selected here, not 
just for central differencing purpose, but also because there are different illumination levels 
between odd and even column pixels. After odd column pixels and even column pixels are 
processed separately, the gradient image removes the brightness difference between odd and even 
column pixels.
For comparison purpose, several inter-band registration methods are named in abbreviation in this 
thesis. The proposed gradient-image based phase correlation is named as “GradPC”; while the 
conventional phase correlation method is called “CPC”; and the “GradPC” but with the complex 
gradient image defined in Equation (4-5), is named as “CGPC”.
4.3.2 Basic Phase Correlation
Phase correlation [222] computes the cross-power spectrum (CPS) of the Fourier transformed 
images and looks for the location of a peak in its inverse Fourier transform. Consider a pair of 
continuous domain images that are translated by an offset (Xo'To) with respect to one another, as 
below:
fipc.y) = g{x-Xo,y-yo)
Firstly, FFT is applied to both images and their transforms are related as follows:
(4-6)
Ff{o)x,COy) =  Fg{(Ox,ù)y)e i^^ xXo+COyyo) (4-7)
Then the cross-power spectrum CPS, of the two images is derived and is expressed by the 
exponential phase shift factor as shown below:
CPS = Ff(o)x,ù)y)Fg[ù)x,ù)y) ^  ^~i(cO^ Xo+OiyVo) 
\Pf((i)x,(Oy^Fg Çù)x,(Oy \^ (4-8)
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The inverse Fourier transform is then applied to CPS, which yields the spatial offset in the spatial 
domain as follows:
Fcps = S { ^ - ^ Q > y - y o )  (4-9)
So the coordinates of the peak point Fqps are just the shift factor (zo'To)-
4.3.3 Sub-Pixel Extension
Foroosh et al. [223] have extended phase correlation to sub-pixel accuracy without interpolation. 
Their analytical results on coherent peaks of the normalized cross power spectrum provide a 
closed-form solution to the sub-pixel translation estimation. After phase correlation, the 
correlation peaks are analyzed to determine the amount of sub-pixel displacement. Assuming the 
maximal peak is at (0 ,0 ), and the two closest secondary peaks are at ( 1 ,0 ), and (0 ,1 ), two 
solutions are given below:
C(1 ,0 )
^  C(1,0) +  C(0,0)
Only one of the Ax values given by Equation (4-10) is valid and it must lie between [—1, -fl]  and 
on the same side of the maximal peak as the secondary peak on the x coordinate. Similarly the Ay 
is derived using C(0,1) and C(0,0). In this thesis, this technique is referred as,“Foroosh_SPE”.
An extension to sub-pixel registration is presented in [224]. It is achieved simply by the 
calculation of two-dimensional centre of mass, around a small area of the maximal peak of the 
phase correlation surface. In this thesis, the central of mass method is taken, but it is only applied 
to the maximal peak C(0 ,0 ) and the two neighbouring pixels along x direction (i.e. C(—1 ,0 ) and 
C(1,0)) for the calculation of Ax, similarly to the maximal peak C (0,0), and C (0, —1) and C (0,1) 
for Ay. It is because these two neighbouring pixels are the most significant ones apart from the 
maximal peak. This central of mass technique is referred as “COM_SPE” in this thesis. The 
equation for the calculation of Ax is shown below:
C(1 ,0 ) -  C ( - 1 ,0 )
^  C (-1 ,0) +  C(0,0) +  C(1,0)
Equation (4-10) is not balanced for the case of C (0,0) > C(1,0) = C (-1 ,0 ) > 0, as Ax should be 
a zero but the equation does not give a zero. Equation (4-11) is not balanced for the case of 
C(±1,0) = C(0,0) and C(-t-l,0) ^  0, as Ax should be a ±0.5 but the equation does not give a 
exactly ±0.5. There is another extension method, which is designed to balance off these special
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cases. In this thesis, this technique is referred as “BALC_SPE”. The equation for the calculation 
of Ax is shown below:
C(1 ,0 ) — C(—1 ,0 )
when C(-1 ,0 )  > C(1 ,0 )C (-1,0) +  C(0,0) -  2 * C(1,0)
C(1,0) -  C (-1 ,0 ) ('*-'2)
when C(-1 ,0 )  < C(1 ,0 )C(1,0) +  C(0,0) -  2 * C (-1,0)
Similarly the Ay is derived using C(0, —1), C(0,0) and C(0,1).
4.3.4 Valid Registration Determination
Even though the gradient-image based phase correlation is very robust, it still fails in some 
homogenous areas, which contain mostly noise without any useful features. Failure on these areas 
is not a problem. But, the system must be able to detect those failure cases, as is the objective of 
the autonomous registration process. In [225], the PEAK/S. D. ratio method is proposed to 
determine valid registration. However, the optimum threshold value has to be obtained through a 
training process. In this section, a different determination method is proposed, which is derived 
from the shape of the correlation function surface. Two criteria must be met, before a successful 
registration is claimed. If not, a failure is detected.
The first criterion is to identify a case in which the input image is too noisy, and so is the 
correlation function surface. So the first criterion is
0.625 * Peak 1 > Peak 2 (4-13)
where Peak 1 is the overall maximal peak of the phase correlation and Peak 2 is the second 
maximal peak, in the ring area, as shown in Figure 4-8a. M and N are the outer and inner size of 
the ring area respectively, while Peak 1 is at the central point of the ring area. Figure 4-8b shows 
the typical phase correlation surface with multiple peaks. If so, the probability that the overall 
maximal peak is the valid peak is very small. The valid peak is defined as the peak which gives 
the valid registration.
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Figure 4-8; (a) Definition o f  the Principle Peak {Peak /) ,  and the Second Peak {Peak 2) o f  Phase 
Correlation Surface; (b) Phase Correlation Surface with M ultiple Peaks
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Figure 4-9: (a) Illustration o f  Points having Different D istance to the Principle Peak; (b) Contour M ap o f
Phase Correlation around the Principle Peak
T he second criterion is show n as follows:
S u m l > Sum ! and S u m l > SumA (4-14)
w here Sum l is the sum  o f  the values o f  all points the distance square o f  w hich  to the m axim al 
peak  (Peak 1) is 1; S im ilar definition applies for Sum2 and Sum 4. T hese points are show n in 
F igure 4-9(a). W hen input im ages are not very  noisy, the correlation  around the p rincip le  peak 
degrades m ore w ith longer distance, w hich could  be seen on the contour m ap o f  the correlation  
around the right principle peak, as show n in F igure 4-9(b).
4.4 Spectral Decorrelation
B ased on the b e lie f that the local w aveform  o f  the reference band can be projected to the current 
band, a sim ple m ethod called “difference based interband in terpolation” is in troduced in [45] as 
part o f  the interband coding extension o f  JPE G -L S, w hich w orks very well on RGB natural co lour 
images. A sim ilar but m ore com plex schem e is p resented  in [43] to r the C A LIC  in terband  coding  
extension. A num ber o f  interband predictors are tested in [46] on hyperspectra 1 im ages w ith 
results better than those obtained by the C A LIC interband coding extension.
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Vector Quantization has been applied to interband coding in [55-58]. VQ based techniques need a 
training phase and highly depend on the trained codebook. Karhunen-Loeve Transform (KLT), 
which is believed being the optimum method to spectrally de-correlate multispectral data [51], is 
an active research topic, mainly in its application to lossy multispectral image compression and in 
its hardware implementations. In [97], a fixed data rate compressor for multispectral image 
utilizes the KLT to de-correlate image data. By KLT, each band is transformed into Eigen plane. 
Then each Eigen plane is mapped into Eigen image, by linear shrink if its dynamic range is 
greater than source image’s.
The strength of spectral correlation depends on which pair of bands is used and on the contents of 
the image. This can be explained using the spectral reflectance of the materials at that location. 
The spectral reflectance of some typical materials is given in Figure 4-10 and Figure 4-11. 
Approximately 71% of the Earth's surface are covered by the oceans, while around 70% of the 
Earth’s land surface are vegetated. Mountains or Sands desert have occupied a lot of the rest of 
land, besides some urban area full of man-made constructions. Grass is typical vegetation. 
Mountains are normally made of Granite or Gneiss. Urban area, generally speaking, is full of 
construction concrete.
Figure 4-10 [226] and Figure 4-11 [227], only present the spectral reflectance in the wavelength 
ranging from Green (512-620nm), Red {630-690nm), to near Infra-Red {760-900nm), as they are 
the most typical Earth Observation spectral bands. Firstly, from the spectral reflectance plot of the 
Grass, aggressive changes can be observed. So generally speaking, there is no strong correlation 
between these bands on Grass or Vegetation. However, the rest in Figure 4-10, have much stable 
reflectance, especially between Red and Near Infra-Red. Nevertheless, there are obvious dragging 
down at the Green band end. Therefore, strong correlation between Red band and Near Infra-Red 
band is expected for Mountains and Urban areas. Figure 4-11 presents the spectral reflectance of 
coastal water near Singapore. As can be seen, there is a peak on Green band, and the reflectance 
rapidly decreases during Red band, to a very low level on Near Infra-Red band.
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Figure 4-10: Illustration o f  Spectral Reflectance o f Typical M aterials [226]
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Figure 4-11 : Illustration o f Spectral Reflectance o f  Sea W ater [227]
4.5 Evaluation of the System Performance
Tw o test im age sets are com posed for panchrom atic im ages and m ultispectral im ages separately. 
They are g iven visually  in A ppendix C .l and A ppendix  C.2. T he first set com prises o f  eight 
Beijing-1 panchrom atic im ages w ith  5-m  G SD. Each o f  these im ages is nam ed as “ Pan” follow ed 
by a num ber, w hich is the sequence num ber it appeared in A ppendix  C .l .  S ixteen m ultispectral 
im ages, captured by the SSTL U K -D M C  satellite, have been used to com pose the o ther test im age 
set, w hich have 32-m  G SD  and three spectral bands. Each o f  these m ultispectral im ages is nam ed 
as “ M S” follow ed by a num ber, w hich is the sequence num ber it appeared in A ppendix  C.2. 
A ssum ing 512 by 512 pixels as the size o f  each tile, there will be, in total, 3168 tiles for the 
panchrom atic test im ages, and 4477 tiles by 3 bands for the m ultispectral im ages.
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These images are all in raw image data format and they were obtained from SSTL. All these test 
images are kept in 8bits/pixel. In this thesis, when any of these images is presented in any figures, 
“Courtesy of SSTL” is appended. To make things clear, I did all the practical work, including 
reading raw image data, data processing, and plotting those results, in Matlab. The data 
processing includes tiling, inter-band registration, BDC, band alignment re-sampling, KLT 
transform, “BandDiff’, and DOS command calls to JPEG-LS, JPEG and JPEG2000. Therefore, 
except the raw image data itself, those results presented are all my work and they are not obtained 
from any other resources.
The state-of-the-art lossless image compression algorithm, JPEG-LS [26], is used. For 
comparison purpose, the lossless compression mode of JPEG2000 [28] is taken as well. Lossless 
compression mode of JPEG [25] is out of date, while CALIC [27] is too complex and not efficient 
compared with JPEG-LS. Lossless Text compression algorithms, for example p5 [115, 197] and 
LZMTF [198], generally do not do well in image compression [196].
For lossy compression, the state-of-the-art lossy compression technique - JPEG2000 [28] is taken 
as a reference image compression algorithm. JPEG-baseline [25] is taken as well for the 
comparison purpose. The JPEG2000 software used is Kakadu V5.1 [228]. CCSDS-IDC has 
similar performance with, but is less complex to JPEG2000. However, the open CCSDS-IDC 
software implementations were under development and not stable at the stage of doing these 
experiments from Jan. 2007 to Sept. 2007, which includes the TER using ‘JAVA’ (available from 
http://gici.uab.es/TER) and a ‘C’ implementation (available from http://hvperspectral.unl.edu/].
4.5.1 Investigation of Relations among Tiling Size, Radiometric Calibration, 
and Compression Techniques
The incorporation of a fine-grained tiling scheme in the compression process has proved to 
increase the resilience of image compression algorithms to single-bit errors [11, 196]. However, 
as elaborated in Section 4.1, the tiling size is a trade-off between compression performance and 
error-resilienee ability. In this section, the aim is to find a suitable tiling size through experimental 
work.
At the same time, it is to reveal the effect of radiometric calibration on the performance of 
subsequent compression techniques. Figure 4-12 shows a small part of one panchromatic test 
image - ‘Pan2’, but in the shape of, from left to right, raw image, image after SRC, and image 
after BDC. For viewing purpose, these three images have been scaled up to 200% without 
interpolation. As can be seen, there are obvious vertical stripe effect on the raw image (i.e. one 
without radiometric calibration), and the effect has been removed on both images using SRC and 
BDC. Compression performance is expected to be improved after this smoothing out process.
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Figure 4-12 (a) PAN - raw image; (b) PAN-SRC - w ith Simple Radiometric Calibration; (c) PAN-BDC -  
with Brightness Difference Com pensation o f Part o f  the ‘P an2’ Test Image; (a-c) have been scaled up to
200%  without interpolation
4.5.1.1 Lossless Compression
C om parison o f  no radiom etric calibration, Sim ple R adiom etric C alibration, and B rightness 
D ifference C om pensation, on lossless com pression is m ade, w ith  results show n in  F igure 4-13, 
according to d ifferent tiling  size, from  64 by  64 to 1024 by 1024. All o f  the eight B e ijin g -1 
panclirom atic im ages are used, w hile the average o f  those compression ratio  results on every 
im age is taken.
W ith radiom etric calibrations, com pression ratio  is generally  im proved. A  significant observable  
fact is that JPEG -LS could get m ore benefit than  JPE G 2000 from  the de-strip ing process via SRC 
or BD C based techniques. This can be explained from  their com pression basis. The p red iction  
based com pression technique - JPEG -LS is m uch vulnerable to the spatial odd /even  non- 
uniform ity, as the prediction w ould have h igher deviation from  the actual value. H ow ever, D W T 
based JPE G 2000 is m ore robust against patterns w ith tlxed frequency that is the odd/even  colum n 
pixels non-uniform ity  here.
JPEG -TS is significantly  better than JP E G 2000 in term s o f  com pression ratio ach ieved  for 
lossless com pression. BDC brings even higher com pression ratio than SRC to both JPE G -E S  and
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JPE G 2000. F or instance, to JPEG -LS, BD C achieves around 5.3%  com pression ratio 
im provem ents at tiling  size o f  512 by 512. T herefore, B D C  is p referred  over SRC.
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Figure 4-13; Com pression ratio results on images o f  no radiom etric calibration, SRC, and BDC, according
to different tiling size
Perform ance o f  both  JPEG -LS and JPE G 2000 are dropping w ith  the decrease o f  tiling  size. But 
JPE G 2000 is dropping dow n m ore aggressively. W ith  consideration  betw een  com pression 
perform ance and error-resilienee ability  o f  both JPEG -LS and JPE G 2000, the trad e -o ff tiling  size 
is around 512 by 512. The required buffer m em ory is around 60M bytes fo r instance o f  D M C 
m ultispectral im agery. The buffer m em ory size is acceptable, w hile each tile  is b ig enough to get 
best compression perform ance. T herefore 512 by  512 is the  preferred  size for one tile.
4.5.1.2 Lossy Compression
Evaluation o f  tiling  size and radiom etric calib ration  m ethods on lossy im age com pression  is m ade, 
w ith  JPEG  baseline and JPE G 2000 algorithm s. D ifferent tiling  sizes, from  6144 by  5120 to 128 
by 128, have been put into test, on im ages w ith  no radiom etric  calibration, SRC and BD C. PSN R, 
M A D , and PM A D  are adopted as the evaluation factors for lossy com pression perfonnance, w ith  
results for JPE G 200, SR C +JPEG 2000, and B D C +JPEG 2000 as show n in F igure 4-14, F igure 4- 
15, and Figure 4-16 respectively. As can be seen from  all these figures, the com pression  
perform ances at high bit rates, for exam ple l.Obpp (i.e. com pression ratio 8 for the 8bits/pixel 
im age), are m ore like straight horizontal lines, not bending dow n or up fo llow ing the  decreasing  
o f  tiling  size. H ow ever, the com pression perform ance at low bit rates w ould  degrade  sharply  
w hen tiling  size going dow n from  1024 by 1024 or 512 by 512. T herefore, the size o f  512 by 512 
is eon tirm ed as the preferable choice.
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Figure 4-14: PSNR Results on images o f  no radiom etric calibration, SRC, and BDC, accordin' to d iffe ren t
tiling size using JPEG2000
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Figure 4-15: MAD Results on images o f  no radiom etric calibration, SRC, and BDC, according to different
tiling size using JPEG2000
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Figure 4-16: PMAD Results on images o f no radiom etric calibration, SRC, and BDC, according to different
tiling size using JPEG2000
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Then it is reasonable to take out the eompression results on tiling size of 512 by 512 only, and add 
the results of JPEG baseline for comparison purpose. In Figure 4-17, Figure 4-18, and Figure 4-19, 
shown are the PSNR, MAD, and PMAD respectively on images of no radiometric calibration, 
SRC, and BDC, according to different compression bit rates. As expected, the performances of 
JPFG-baseline are worse than JPFG2000, which is more significant at low bit rate like below 
0.2 bpp. For JPFG2000, the radiometric calibration - SRC or BDC, achieves better PSNR and 
smaller MAD. At the point around 0.2 bpp, SRC or BDC could gain improvement of PSNR by 
around 4dB. Moreover, the MAD has been reduced by around 6 , at the point nearing 0.2-0.3 bpp. 
There is not much difference between SRC and BDC on PSNR and MAD performance.
However, regarding PMAD shown in Figure 4-19, there are obvious deviations between 
SRC+JPFG and BDC+JPFG, and between SRC+ JPFG2000 and BDC+JPFG2000. This is 
because the general brightness is changed through gain and bias adjustments of SRC, which can 
be seen from Figure 4-12. The darker image, having smaller pixel value, will have larger PMAD, 
when having similar MAD.
However, when considering the scientifically meaningful radiometric calibration and the 
following irreversible lossy compression, SRC is definitely the best choice as the smoothing out 
technique.
- ♦ - J P E G
SRC+JPEG
- # - S R C + J 2 k
- ^ B D C + J P E G
BDC+J2k
Figure 4-17: PSNR Results on images o f  no radiom etric calibration, SRC, and BDC, according to 
com pression bit rates using .TPEG-baseline and .IPEG2000, with tiling size o f  512x512
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Figure 4-18: MAD Results on images of no radiometric calibration, SRC, and BDC, according to 
compression bit rates using JPEG-baseline and JPEG2000, with tiling size of 512x512
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Figure 4-19: PMAD Results on images of no radiometric calibration, SRC, and BDC, according to 
compression bit rates using JPEG-baseline and JPEG2000, with tiling size of 512x512
W ith  selection tiling  size o f  512 by 512 pixels, the overhead o f  BDC brought is a round Sbits per 
512x512 pixels, i.e. around 0 .00003bits/pixel. In this ease, the overhead is too sm all to be counted.
4.5.2 Variation of Odd/Even Pixel Brightness Difference over Image(s)
As elaborated in Section 4.2, the brightness d ifference is not a fixed num ber across a w hole im age 
or different im ages, w hich w ill vary according to the general brightness in that tile. F igure 4-20 
show s the variation o f  the brightness d ifference o f  odd/even colum n pixels on one panchrom atic  
im ager o f  Beijing-1 - ‘PanS’. Each tile  is a sm all block in the grid show n in F igure 4-20(b), w hich 
consists o f  512x512 pixels. T he left four colum n tiles are captured from  the prim ary  bank C CD
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array, while the right four accordingly from the secondary bank CCD array. In Figure 4-20(b), 
images captured from these two banks are stitched together for viewing purpose. The different 
imaging source of primary/secondary bank explains the two apparent levels spanned in left four 
columns and right four columns at different levels in Figure 4-20(a). However, in each of these 
two floors, the brightness difference varies according to the general brightness in that tile. In this 
example, the amplitude of the variation is around tliree, which is not marginal.
4,5 -
I
C l
m
2 .5 -
A lo n g -tra ck
(a)
Cross-track
Figure 4-20; (a) Brightness Difference Variation o f Odd/Even Column Pixels across (b) One Panchromatic 
Image - ‘Pan8’ (P for Primary Bank and S for Secondary Bank) (Courtesy o f SSTL)
Figure 4-21 shows the odd/even column pixels’ brightness difference variation over the three 
bands of one UK-DMC multispectral image - ‘MS2’, where the amplitude of the variation is 
around one or two.
8 0
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Cross-track
Cross-track Along-track
(a) Brightness Difference Variation of Band I
Cross-track Along-track
(b) Brightness Difference Variation of Band2
o  4.5
(d) One UK-DMC Multispectral Image- 
'MS2'
Cross-track 1 0 Along-track
(c) Brightness Difference Variation of Band3
Figure 4-21 : Brightness Difference Variation of Odd/Even Column Pixels across (a) B andl, (b) Band2, and 
(c) Bands of (d) One UK-DMC Multispectral Image - ‘MS2’ (Courtesy o f SSTL)
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Next, the brightness difference variations are explored across each image and across different 
images captured at different time, with results shown in Table 4-3. The following statistical 
calculations are applied to the primary and secondary bank separately, as they are two different 
imaging sensors. The odd/even column pixels brightness differences on each image are taken and 
averaged over all tiles of that image. At the same time the amplitude of brightness differences 
variation across all these tiles is given, which is defined by the difference between the maximal 
brightness difference and the minimal one among these tiles. Then across the test image set, an 
average to the average of each image is computed. The amplitude of the variation in the average 
of each image is given in the last row, which is defined by the difference between the maximal 
mean and the minimal one among these images. As can be seen fi-om Table 4-3, the brightness 
difference variation over all tiles of each image is in the range of 1 to 5 , which depends on the 
general brightness variation across that image. Apart from the variations inside each image, the 
brightness difference varies across different images as well. The range of variation is around 1 to 
2 . The average brightness difference over all these images is around 2 for primary bank images, 
and just in middle of 4 and 5 for secondary bank images.
Table 4-3: Average and Amplitude o f Variation o f Odd/Even Column Pixels’ Brightness Difference on
Im age Date
M ean max-m in
P Bank S B ank P B ank S B ank
Paul Nov 26, 2005 2.07 3 j 2 0.59 0.67
Pan2 Feb 11 2006 1.96 3 j ^ 0.74 0.70
Pan3 Dec 10, 2005 2.94 5 J 5 0.45 0.27
Pan4 Dec 22, 2005 2 J 3 4.73 1.53 2 j #
Pan5 Feb 19 2006 2TW 4.03 2 J 2 4.70
Pan6 Jan 07, 2006 2jW 5.47 O j# 0.73 .
Pan? Feb 11 2006 2 J 4 4.64 1.25 1.58
Pan8 Feb 12 2006 1.95 4.06 2.04 2.57
Mean 2.34 4.51
n/a
A m plitude: max-min 1 1.65
Sirmlarly, for the second test image set, UK-DMC multispectral test images, the odd/even column 
pixels brightness difference is averaged for each band of each image. These images are separated 
into two groups, with oite captured by the primary bank and the other by the secondary bank, as 
shown in Table 4-4. It is not surprising to have similar observations: the odd/even column pixels’ 
brightness difference on each band and each bank, varies across different tiles inside each image 
and across different images; the amplitudes of variation are not marginal.
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Table 4-4: Average and Amplitude of Variation o f Odd/Even Column Pixels’ Brightness Difference on 
Each Image and across Images of UK-DMC Multispectral Test Image Set
Mean max-min
Image Date Band 1 Band 2 Band 3 Band 1 Band 2 Band 3
MSI Apr. 28, 2004 7.60 3 3 2 2 3 6 1.12 1.00 0.46
MS3 May 02, 2004 7^9 3 3 5 248 3.97 343 3.45
MS5 May 06, 2004 738 3 3 0 23 5 1.61 2.00 1.35
1 MS7 May 07, 2004 63 4 33 9 3T8 1.75 1.24 0 3 7
M S ll Mar. 05,2004 7.90 3.77 3 3 6 3.12 2.75 1.68
r MS13 Jul. 21, 2004 935 5.18 33 2 3 3 4 3.25 3 4 3
7T MS15 Sept. 07, 2004 7.05 3.17 2 3 5 1.64 03 5 0.49
Mean 74 2 3 4 2 233
n/a
Amplitude: max-min 23 9 2.00 1.70
MS4 May 02, 2004 846 53 6 43 8 331 3.44 5.42
MS2 Oct. 28, 2003 842 63 9 4.54 1.39 1.90 1.17
MS6 May 06, 2004 839 4.95 4.05 2A8 2 3 6 2.15
cr MSS May 07, 2004 832 4 3 9 343 1.77 0 3 6 0.61
MS9 Aug. 01,2004 10.23 63 7 0.54 238 4.09 4.02
a MS12 Mar. 05, 2004 835 5.72 4.18 1.87 1.17 1.73
MSIO Jul. 01,2004 838 548 4.40 1.37 1.76 1.41
& MS14 Jul. 21, 2004 9.02 53 2 4.03 1.99 1.77 2.12
MS16 Sept. 07, 2004 833 538 4.32 1.40 1.44 1.20
Mean 841 532 331
n/a
Amplitude: max-min 1.71 1.70 4.01
The BDC technique presented is able to adapt to local variations, as it produces a new brightness 
difference parameter to each tile. Thus, BDC should be more effective to locally compensate the 
brightness difference than a non-adaptive BDC. A non-adaptive BDC is to apply one brightness 
difference compensation on a whole image. Non-adaptive BDC only involves two numbers for 
primary bank and secondary bank respectively, for instance of “PanS” image, 2 for primary bank 
and 4 for secondary bank as shown in Table 4-3.
Nevertheless, computations over each tile or the whole image are required for the BDC and non- 
adaptive BDC techniques. A fixed BDC with fixed parameters does not involve any computation 
at all, where the computation of brightness difference on each tile is replaced by the pre­
determined parameters. Based on the results in Table 4-3, the fixed parameters selected are 2 for 
primary bank (P=2), and 4/5 for secondary bank (S=4 or S=5).
There is also another way to avoid the compression difficulty brought by the vertical stripe effect. 
That is to compress odd column pixels and even column pixels separately and independently.
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Assuming there are two exactly the same compressors, one is used to compress the odd column 
pixels only, and the other one will compress the even column pixels. Like fixed BDC, this method 
does not engage any computation at all prior to the compression.
A performance comparison to these different techniques is carried out, in terms of the final 
compression ratio results of the subsequent compression task. The compression ratio results are 
given in Table 4-5 and Table 4-6, using JPEG-LS and JPEG2000 respectively.
Table 4-5: Compression ratio results o f JPEG-LS Lossless Compression with Non-adaptive BDC, Fixed
BDC and Separate Odd/Even Techniques
Tiling=
512x512
JPEG-LS SRC+
JPEG-LS
BDC+
JPEG-LS
Non-adaptive
BDC+
JPEG-LS
Fixed BDC 
+ JPEG-LS
Odd/Even
JPEG-LS
P=2 S=4 P=2 S=5
Panl 4.07 4.15 4.20 4.21 4.21 4.15 3.85
Pan2 539 5.67 648 649 536 5.72 6.24
Pan3 3.51 335 333 3.61 3.57 330 3.08
Pan4 ■ 4.25 4.40 4.76 438 4.26 4.33 4.27
Pan5 337 336 336 3.64 333 3.64 3.32
Pan6 348 342 347 347 347 3.24 233
Pan? 347 4.03 4.10 4.01 4.01 4.06 334
PanS 3.05 3.05 3.10 3.10 3.10 3.10 237
AVE 3.90 3.97 4.12 4.10 3.95 3.98 3.76
Table 4-6: Compression ratio results o f JPEG-2000 Lossless Compression with Non-adaptive BDC, Fixed
BDC and Separate Odd/Even Techniques
Tiling=
512x512
JPEG2k SRC+
JPEG2k
BDC+
JPEG2R
Non-adaptive
BDC+
JPEG2k
Fixed BDC + JPEG2k Odd/Even
JPEG2kP=2 S=4 P=2 S=5
Panl 339 333 340 3.90 340 339 332
Pan2 548 5.74 533 534 534 5.79 5.66
Pan3 337 336 342 3.42 3.41 3.41 2.90
Pan4 4.42 4.51 4.57 4.52 4.56 4.48 4.03
Pan5 3.44 3.44 3.47 3.47 3.47 3.47 3.07
Pan6 3.10 336 3.11 3.11 3.11 3.10 2.71
Pan? 335 333 3.90 339 339 339 337
PanS 243 2.91 2.95 2.94 2.94 2.94 2.51
AVE 331 3 3 4 3 3 9 3 3 9 3 3 9 3 3 7 3.50
As can be seen from Table 4-5, combined with JPEG-LS, non-adaptive BDC has slightly worse 
compression performance than adaptive BDC. While for fixed BDC scheme, the performance is 
getting even worse for both settings (8=4 and 8=5). The scheme of separate and independent 
compression of odd/even column pixels is not a good choice, producing the worst results, which is 
worse than JPEG-L8 on itself.
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For JPEG2000 lossless compression, all SRC, BDC, non-adaptive BDC, and fixed BDC bring 
similar compression performance, which is only a little bit better than JPEG2000 on itself. The 
scheme of separate and independent compression of odd/even column pixels does not bring any 
improvement to the compression performance of JPEG2000 lossless compression either.
Therefore, for JPEG-LS, a prediction-based lossless compression technique and the preferable 
technique for lossless compression, BDC is the preferred technique for removing the odd/even 
non-uniformity. Simpler solutions like fixed BDC, and separate odd/even compression scheme, 
do not work as well as BDC. However, it is possible to work around the BDC to reduce its 
computation complexity. For example, for the calculation of odd/even brightness difference in 
one tile, it is reasonable to take only half of the odd/even column pixels in an even way, instead of 
all of them. Alternatively, with calculation of the brightness differences only on some tiles at a 
regular interval, it is also reasonable for the brightness difference of one tile in between to take up 
that of the nearest tile calculated or the average of those of two/four nearest tiles calculated.
As for lossy compression, the data loss introduced would make it not possible to bring back the 
original raw images, whatever reversible (BDC, non-adaptive BDC, and fixed BDC) or 
irreversible (SRC) techniques used prior to the compression. The scientifically meaningless 
operation of BDC, non-adaptive BDC, or fixed BDC on raw image makes the reconstructed 
image even less trustable and reliable over the lossy compression. Therefore, SRC, which 
converts the meaningless digital numbers in raw imaging data to the incident radiance, gives 
meaningful actual image to the subsequent lossy compression. The SRC is chosen prior to lossy 
compression, not because it can smooth out the vertical stripes, but because it has more meanings 
in physics.
4.5.3 Inter-band Registration Performance Evaluation
Firstly the enhancement of a gradient image to phase correlation can be evaluated through a visual 
inspection of the phase correlation surface. Figure 4-22a shows part of the first two bands of a tile 
of the multispectral test image - ‘MS2’ and their phase correlation surface, while Figure 4-22b 
shows the counterparts after Brightness Difference Compensation and their phase correlation 
surface; and Figure 4-22c shows their corresponding gradient images and their phase correlation 
surface. As can be seen, gradient images have strengthened the edge information, which is the 
most valuable basis to find the displacement, while other information, like image intensity has 
been removed. On the phase correlation surfaces, the gradient images derived a strong and 
significant peak, while there are multiple smaller peaks for raw images and ones after BDC.
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(a) Raw Band 1
(b) BDC Band 1
• -
ft’ •
(c) Gradient Band 1
0 0
Raw Band 2 Phase CoiTelation Surface
0 0
BDC Band 2 Phase Correlation Surface
Gradient Band 2
0.02
0 0
Phase Correlation Surface
Figure 4-22: DMC Multispectral Image Band 1, Band 2, and their Phase Correlation Surface of (a) Raw 
image, (b) images after Brightness Difference Compensation and (c) Gradient images (UK-DMC Image -
‘MS15’, courtesy o f SSTL)
As can been seen from Figure 4-22, brightness difference compensation will not improve the 
performance of phase correlation - CPC.
Now after looking at both Equation (4-3) and Equation (4-4) , it is not hard to derive that there is 
no difference between the gradient images of raw images and those of images after BDC, as the
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brightness difference in Equation (4-3) will be cancelled off in Equation (4-4). Therefore, BDC 
plus GradPC and GradPC are the same technique.
Then GradPC is compared with CPC and CGPC, in terms of failure rates. As test images consist 
of three bands, two different scenarios need to be assessed. One is registration between Band 1 
and Band 2, the other between Band 2 and Band 3. The percentage of failure reveals the ability of 
the registration techniques, or the so-called robustness. The failure rates are listed in Table 4-7. As 
can be seen, the proposed gradient-image based method is much more robust than CPC. When 
compared with CGPC, the proposed method has a slightly better robustness. The failure cases for 
the proposed method happen on the tiles which represent homogeneous regions (seawater etc.), as 
shown in Figure 4-23.
Table 4-7: Failure Rates Comparison among GradPC, CPC, and CGPC
Failure Rates GradPC CPC CGPC
Bandl->Band2 13^% 44.0% 13.5%
Band3->Band2 13.5% 433% 13.8%
Figure 4-23 shows 375 tiles of ‘MS3’ test image, as an example. For every tile, the failure cases 
are marked with a (blue) square and/or a (green) triangle. A square mark means the registration 
failure of band 1 to band 2; a triangle means the registration failure of band 3 to band 2. After a 
close examination, it is established that the areas marked as failures represent seawater or a heavy 
clouds cover. This failure detection processing is virtually a simple classification into areas with 
terrain features or homogenous areas without features. The failure happens on homogenous areas, 
such as seawater or heavy clouded areas, which are normally considered as useless information by 
most of the end users and are labelled as Regions of Non-interest. Through the proposed failure 
detection mechanism, such areas could be identified.
The registration failure cases on the rest of fifteen test images are marked out on those locations 
of their images in Appendix C.2.
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Figure 4-23: Test Image Marked with Failure Detection Results (UK-DMC Image of the English Channel -
‘M S3’, courtesy of SSTL)
If the registration teehnique fails to give the right displacement, but it has been elassified as a non­
failure, it is false-positive. Likewise, if the registration technique does give the right displacement, 
but it has been classified as a failure, it is false-negative. False-negative cases are also labelled as 
failure cases. Therefore, the false-negative rate is one part of failure rate. When one registration is 
determined as invalid and a failure by the VRD module, the displacement derived from the 
registration technique might have a large difference to the right one, but it also might be or very 
near to the right one. For the former case, the failure is 100% a failure. However, for the latter 
case, even though the displacement derived is exact on or near to the right one, it is deemed a 
failure because its phase correlation surface does not meet any of those two criterions given in 
Section 4.3.4. The reason of failure to meet those criterions is that the correlation surface is too 
noisy. Therefore, on some cases that even the displacements produced by the registration 
teehnique are exactly on or near to the right ones by chance, the correlation surface does not have 
a very shaip peak and is so noisy; the peak is not strong enough to convince these derived 
displacements are the right ones. This noisy correlation surface is because there are no strong 
features in that area, which is not interesting areas to end-users. Therefore, false-negative cases
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are part of failure cases, which happen on areas without interesting features, thus they are not 
explored any further.
However, if a false-positive case happens, the wrong displacement derived from the registration 
technique will be used to register images, and then the images after this registration are still not 
aligned to each other, which are going to degrade the performance of the subsequent tasks, like 
inter-band coding. Therefore, false-positives are critical and not desirable. Table 4-8 shows results 
of the false-positive rates on all those 4477 tiles. It can be seen that the proposed method has 
achieved the best performance
The analysis above has shown that the proposed GradPC method achieves the best performance. 
The CGPC method gives a similar performance, but with added implementation complexity, 
requiring the use of complex-inputs FFT. Therefore the proposed scheme is the best choice from 
both performance and implementation point of view.
Table 4-8: False-positive Rates o f Failure Detection Mechanism
False-positive ra tes G radPC CPC CGPC
Bandl->Band2 0% 0.6% 0%
Band3->Band2 0% 13.2% 0.6%
4.5.4 Variation of Band Displacement over Image(s)
Only those tiles are taken, where the inter-band registration has been successfully reached through 
GradPC. Bands displacements of ‘MS2’ multispectral test image are illustrated in Figure 4-24, 
where displacements of band 1 to band 2, and band 3 to band 2, are given separately. On each tile, 
there are two numbers, representing vertical displacement (along track displacement) at bottom 
right comer of each tile and horizontal displacement (cross-track displacement) at top left comer 
of each tile.
Looking at every column of the tiles, the displacement is constrained in a small range, which is 
around 0.1-0.3. Under the assumption that the accuracy required is at the order of 0.1, the 
displacements are considerably stable. The variation is due to the registration noise and the 
attitude changes along the satellite track over the time. However, on every row of tiles, the 
displacements are changing quite significantly.
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B1->B2 B3->B2
#
Figure 4-24; Displacements of (a) Band 1 to Band 2 and (b) Band 3 to Band2, from GradPC over Tiles of 
UK-DMC Multispectral Image - ‘M S2’ (Courtesy of SSTL)
This section reveals the displacement variations over different locations of every row. A larger 
image (‘MS 14’: 16250 by 10000 pixels) and a smaller tiling size (256 by 256 pixels) are selected 
to gain more statistical samples. Those four displacements are along track B1 to B2 displacement, 
cross-track B1 to B2 displacement, along track B3 to B2 displacement, and cross-track B3 to B2 
displacement, where B l, B2 and B3 are the abbreviations for Bandl, Band 2 and Band3 
respectively. Firstly, each of those four displacements is taking an average on every eolumn but 
only to those tiles that have valid registrations. Figure 4-25 shows the curves of these 
displacements to the tile locations on the cross-track line. As can be seen, they all present a linear 
function to the changes over different locations of every row.
Another observation is that the along track displacements are having less deviation from the linear 
function than the cross-track displacements. This can also be concluded from a correlation 
indicator - the R-Square value [229], which is around 0.999 for along-track displacements and 
0.992 for cross-track displacements. The closer the R-square value is to number 1, the fitter the 
linear function is.
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Figure 4-25: Displacements of (a) Along-Track B l to B2, (b) Cross-Track Bl to B2, (c) Along-Track B3 to 
B2, and (d) Cross-Track B3 to B2, Vs Tile Locations on the Cross-Track Line, from ‘M S14’ Test Image
The parameters discussed above are evaluated across all the images of a multispectral test image 
set, as shown in Table 4-9. For a primary bank or a secondary bank, for a along-track or a cross- 
track, for band 1 to band 2 or band 3 to band2 registration, each of the 2 * 2 * 2 = 8 combinations 
results in a similar linear fit function. It can be seen from Table 4-9 that the parameters of the 
linear functions only vary within a very small range. These variations could be due to the 
following possible reasons: the registration noise, the attitude of satellite, the attitude’s change 
throughout the image capturing time, and the geo-loeation of the imaging target. As also can be 
seen, most of these R-square values are greater than 0.98, which implies that the displacements 
over tile locations on the eross-traek line fit quite well to a linear function.
Table 4-9: Linear Fit Function to the Displacements Vs Tile Locations on the Cross-Track Line o f the
Multispectral Test Image Set
Image Date
Along-track Cross-track
B l to 82 83 to 82 81 to 82 83  to 82
"13
2.
1
Q
w
3
7T
M S I
Apr. 2 8 , 
2004
y = -O.OôOx + 4.619  
R" -  0.953
y = -0.098X - 7.967 
R" = 0.985
y = 0.879x - 17 
R" = 0.997
y = 0.31 Ix + 4.475  
R" = 0.982
MS3
M ay 0 2 , 
2004
y = -0.053X + 4.542
R' = 0.970
y = -0.093X - 8.025 
R" =  0.996
y = 0.874x - 17.46 
R" = 0.994
y = 0.298X + 4.388
1C -  0.947
M S5
M ay 0 6 , 
2004
y = -0.043x + 4.603 
R' = 0.924
y -  -0.056X - 8.232 
R" = 0.978
y = ! .017.x- 18.55 
1C = 0.999
y = 0.474x 1 3.195  
1C = 0.983
M S?
M ay 0 7 , 
2004
y = -0.060x + 4.710  
R' = 0.934
y = -0.090x-8.l07 
R" = 0.986
y = 0.86x - 1 7.43 
R" = 0.992
y = 0.299x 1 4.668  
1C = 0.946
M S l l
Mar. 0 5 , 
2004
y = -0.055x + 4.576  
R' = 0.989
y = -0.089x - 8.060
R" = 0.996
y = 0.789x - 16.49 
R" = 0.986
y = 0 .2 1 7x + 5.313  
R: = 0.838
M S13
Jul. 21, 
2004
y = -0.053x + 4.651 
R" = 0.992
y = -0.086x - 8.2 il 
R" = 0.997
y = 0.792x- 16.5 
R" = 0.987
y = 0.217x + 5.187
R' = 0.847
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MS15
Sept.
07, 2004
y = -0.063x + 4.655 
= 0.984
y = -0.092x-8.061 
R" = 0.988
y = 0.964x - 18.13 
R" = 0.998
y = 0.393x + 3.313
R" = 0.987
c/3
iâ
q
&
MS4
May 02, 
2004
y = -0.177x + 3.067 
R" = 0.992
y = 0.159x + 0.133 
R" = 0.994
y = 0 .104x+8.138
R" = 0.977
y = 0.187x-2.680 
R" = 0.990
MS2
Oct. 28,
2003
y = -0.178x + 2.641 
R" = 0.973
y = 0.158x + 0.502 
R" = 0.980
y = 0.159x + 7.413 
R" = 0.848
y = 0.212x-2.349 
R" = 0.935
MS6
May 06, 
2004
y = -0.175x + 2.981 
R" = 0.987
y = 0.16x + 0.160 
R" = 0.982
y = 0.116x + 7.909 
R" = 0.958
y = 0.186x - 2.602 
R" = 0.975
MSS
May 07, 
2004
y = -0.182x + 3.037 
R2 = 0.998
y = 0.162x + 0.219 
R" = 0.997
y  = O.lOlx + 7.933 
R" = 0.990
y = 0.201x - 2.674 
R" = 0.992
MS9
Aug. 01, 
2004
y  = -0.188x + 2.9 
R" = 0.997
y  = 0.171x + 0.277 
R" = 0.999
y  = 0.123x + 7.512 
R" = 0.986
y  = 0.24Ix - 3.736 
R" = 0.997
MS12
Mar. 05, 
2004
y  = -0.186x + 2.992 
R: = 0.997
y  = 0.166x + 0.123 
R: = 0.998
y = 0.109x + 7.844 
R" = 0.990
y  = 0.212x-2.942 
R" = 0.992
MSIO
Jul. 01, 
2004
y = -0.183x + 3.114 
R" = 0.987
y  = 0.159x + 0.226 
R: = 0.988
y  = 0.095X + 8.097 
R: = 0.922
y  = 0.200X - 2.642 
R" = 0.987
MS14
Jul. 21, 
2004
y  = -0.186x + 2.854 
R" = 0.998
y  = 0.165x + 0.400 
R" = 0.999
y  = 0.110x + 7.814 
R" = 0.991
y = 0.210x - 2.777 
R: = 0.992
MS16
Sept.
07, 2004
y = -0.164x + 2.984 
R" = 0.976
y = 0.156x + 0.239 
R" = 0.989
y = 0.131x + 7.944 
R" = 0.945
y = 0.201x-2.747 
R" = 0.970
Previously, the inter-band registration technique is applied to each tile of the image, where the 
tiles do not overlap with each other. The rest of this section considers the band displacement 
variations on a fine-tuning of the tiling location, where a tile (size of 256 by 256 pixels) scan 
through the image in a raster order with a step of 10 pixels on both cross-track and along-track 
direction.
Such variations are shown at a more detailed level using “Foroosh_SPE”, “COM_SPE”, and 
“BALC_SPE” sub-pixel extension methods, as shown in Figure 4-26, Figure 4-27 and Figure 4- 
28 respectively. The stable observation along the along-track direction and the general linear 
trends along the cross-track direction are confirmed here.
In Figure 4-26, a stepping-up pattern is a very significant observation along cross-track direction. 
The big stepping-up happens at the point of integer displacement. In Figure 4-27, the big 
stepping-up happens at the point in the middle of two consecutive integer displacements. But here 
the size of steps are smaller than those in Figure 4-26. This can be explained through the 
unbalanced equations at those specific points. And the unbalance of “COM_SPE” is in a smaller 
degree than “Foroosh_SPE”. These stepping-up patterns are absent in Figure 4-28. Therefore the 
“BALC_SPE” is having the best performance out of these three sub-pixel extension techniques.
However, the stable observation on the along-track direction is only generally true. The 
displacements of “Along-Track B3 to B2” are showing obvious 5m-like function oscillation 
along the along-track direction. These oscillation curves comply with the results on attitude 
changes and image displacements in [213]. This confirms the necessity for inter-band registration 
on every location, as bands displacements change accordingly to the satellite attitude change.
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along-track (3tep=10pixel8)
(a)
along-track (step=10pixelsj
(b)
(slen=tOp
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ng-track (step=10pi«!s)
Figure 4-26; Band Displacements Variation on Along-track and Cross-track Directions o f (a) Along Track 
B l to B2, (b) Cross-Track B l to B2, (c) Along-Track B3 to B2, and (d) Cross-Track B3 to B2, from ‘M S2’
Multispectral Test Image using Foroosh SPE
along-irâck (step=10pi»els)
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(step=10pixets)
g-lrack (step=^ 10pixels)
Figure 4-27: Band Displacements Variation on Along-track and Cross-track Directions of (a) Along Track 
Bl to B2, (b) Cross-Track Bl to B2, (c) Along-Track B3 to B2, and (d) Cross-Track B3 to B2, from ‘M S2’
Multispectral Test Image using COM_SPE
along-track (step=1Clpix«ls)
s-lrack (*lep=10pixels)
(a)
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ng-liack (siep=10oi*eJs)
(s!ep=10p'xels)
[step*10p
Figure 4-28: Band Displacements Variation on Along-track and Cross-track Directions of (a) Along Track 
Bl to B2, (b) Cross-Track Bl to B2, (c) Along-Track B3 to B2, and (d) Cross-Track B3 to B2, from ‘MS2’
Multispectral Test Image using BALC SPE
97
Chapter 4. On-Board Image Compression System Architecture
For inter-band coding of a compression system, the inter-band displacement must be obtained 
locally if a very accurate registration is needed. Otherwise, a set of fixed parameters can be used 
as the displacements for every eolumn of tiles, which are obtained from the first one/several 
observation(s) on the along-track direction.
4.5.5 Performance Evaluation of Multispectral Image Compression
In this section, firstly the perfbnhanee of radiometric calibration and inter-band registration on 
inter-band coding of multispectral image compression is evaluated for both lossless and lossy 
compression. Then the compression performance of lossless compression to difference image 
features is tested.
4.5.5.1 Radiometric Calibration and Inter-Band Registration with Lossless Compression
A test image (‘MS5’) is used, which was captured of Detroit area of USA, by UK-DMC, on 06 
May 2004, with resolution as 7983 by 2600 (shown in Appendix C.2). This image has been 
selected as it includes different features, such as sea water, urban area, agriculture land, forest, etc.
To evaluate radiometric calibration and inter-band registration, three different eases are set up and 
tested.
• Case (a): No radiometric calibration. No inter-band registration
• Case (b): With radiometric calibration, but No inter-band registration
• Case (c): With radiometric calibration, and inter-band registration
A part of the image representing each ease is displayed in Figure 4-29. The radiometric 
calibration was achieved by the BDC method. The proposed GradPC is used to do the inter-band 
registration, just to determine shifts in row and eolumn direction. As can be seen from Figure 4-29, 
the vertical stripe effect has been removed in ease (a), and bands have been made aligned with 
each other in case (e).
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Figure 4-29: Part o f  ‘M S5’ test image from left to right, correspondingly (a) raw image; (b) with 
radiom etric calibration; (c) with radiom etric calibration and inter-band registration (Courtesy o f  SSTL)
Three different compression techniques are employed here: JPEG-LS intraband coding (Intra 
JPEG-LS), band delta prediction or band differential JPEG-LS (BandDiff JPEG-LS) coding, and 
KLT transform plus JPEG-LS (KLT JPEG-LS) coding. The JPEG-LS intraband coding is to 
encode each band separately by JPEG-LS. BandDiff JPEG-LS is to encode the middle band and 
the differences of those two other bands with the middle band, by JPEG-LS as well. KLT+JPEG- 
LS coding is to encode the Eigen images separately by JPEG-LS after the KLT transform.
Compression results in terms of compression ratio are shown in Table 4-10, from which it can be 
seen that ease (e) achieved better CR than case (b), and ease (b) achieved better CR than ease (a). 
These results confirmed that radiometric calibration and inter-band registration do improve the 
overall compression performance.
Table 4-10 Com pression Results on Three Different Cases o f  one UK-DM C M ultispectral Image, using 
JPEG-LS intraband, D iff JPEG-LS and KLT+JPEG-LS Com pression Techniques
Compression Ratio Case (a) Case (b) Case (c) Ave
Intra JPEG-LS 2.65 2.70 2.71 2.69
BandD iff JPEG-LS 2.43 2.46 2.47 2.45
KLT JPEG-LS 2.54 2.64 2.68 2.62
Ave 2.54 2.60 2.62
4.5.S.2 Radiometric Calibration and Inter-Band Registration with Lossy Compression
A part of the multispectral test image, in four different cases is shown in Figure 4-30, with raw 
image, band registered image, image with inter-band registration and BDC radiometric 
calibration, and image with inter-band registration plus sub-pixel extension and BDC radiometric
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calibration. Those vertical stripes are observable on image without radiometric calibration in 
Figure 4-30(a)/(b), which are removed by radiometric calibration in Figure 4-30(e)/(d). As also 
can be seen, each additional step would make the pseudo multispectral image smoother and 
visually clearer. Here BDC is used instead of the preferred SRC for lossy compression, because 
the gain and bias parameters of SRC for these multispectral images are not available.
KLT+JPEG2000 and intraband JPEG2000 are selected to evaluate the effects of radiometric 
calibration and inter-band registration on lossy compression of multispectral images. For 
KLT+JPEG2000, the bit rates allocated for Band 1 Band 2 and Band 3 are l.OSbpp, l.OSbpp and 
0.24bpp respectively. For intraband JPEG2000, the bit rates allocated for these bands are all 
O.Sbpp. Therefore, for both eases, the compression ratio is 10, as the bit rates are O.Sbpp on 
average. After KLT transform, the Band 3 has the least energy and variance, so that it is allocated 
with a smaller bit rates.
(c) (d)
Figure 4-30: Part o f ‘M S4’ Test Image with (a) Raw Image; (b) after Inter-Band Registration; (c) after 
Inter-Band Registration and BDC; (d) after Inter-Band Registration, BDC and Sub-pixel Extension
(Courtesy o f SSTL)
Compression results of KLT+.1PEG2000 on these four different eases, in terms of PSNR, M AD 
and PMAD, are shown in Table 4-11. The results in Table 4-11 confirm that each step brings in 
an obvious improvement. Compression results of intraband compression (JPEG2000) and 
interband compression (KLT+JPEG2000) on the image with inter-band registration plus sub-pixel 
extension and BDC radiometric calibration are given in Table 4-12. KLT spectral decorrelation 
achieves number 2 or 3 reduction of MAD. Therefore, KLT does give improvement, but the
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improvement is very limited. With the complexity of the KLT transform taken into consideration, 
it is not cost-effective.
Table 4-11: Lossy Compression Results when adding Each Stage of Pre-processing Tasks
KLT+JPEG2000 PSNR MAD PMAD
B l B2 B3 B l B2 B3 B l B2 B3
RAW 40.6 37.9 38.1 13 24 28 0.28 0.61 0.27
BR 40.9 40.9 40.4 12 14 21 0.26 0.35 0.25
BR+BDC 41.6 41.8 40.7 11 14 17 0.25 0.26 0.22
BR+BDC+Subpixel 45.1 42.2 43.9 8 12 10 0.14 0.24 0.12
Table 4-12: Lossy Compression Results Between with and without KLT Spectral Decorrelation
BR+BDC+Subpixel
PSNR MAD PMAD
B l B2 B3 B l B2 B3 B l B2 B3
intra JPEG2000 47.2 43.7 77 15 72 0.17 0.31 0.16
KLT+JPEG2000 45.7 42.2 43.9 8 12 10 0.14 0.24 0.72
4.5.5.3 Lossless Compression with respect to Different Terrain Features
Three different techniques are applied to lossless compression: no spectral decorrelation (Intra 
JPEG-LS), band delta prediction (BandDiff JPEG-LS), and KLT transform (KLT JPEG-LS). The 
comparison results in bits per pixel (bpp) are shown in Table 4-13, using three full multispectral 
images with size of 7126 by 4484, 7500 by 2500, and 6955 by 2976 pixels (shown in Appendix 
C.2), labelled ‘M SI’, ‘MS2’, and ‘MS16’ respectively. Compared with the intraband coding, the 
BandDiff teehnique is much better on the second image, but a lot worse on the other two images, 
which shows that it depends on terrain features in the images. KLT gives a further 0.12 bpp 
reduction on average, which is not very significant.
Table 4-13: Lossless Compression Results on Three Full Multispectral Images
Bpp
Intra
JPEG-LS
BandDiff
JPEG-LS
KLT
JPEG-LS
MSI 3.19 3.76 3.15
MS2 3.16 2.60 3.08
MS16 3.37 3.64 3.14
Ave 3.24 3.33 3.12
Let us look at the second image (‘MS2’) in more detail. It captures the Salton Sea and Joshua Tree 
National Park area in South California, U.S.A. This is a very interesting terrain for research, as it 
consists of water area (Salton Sea), vegetation and urban area in the north and south to Salton Sea, 
and rock and mountains area up north. Therefore, the image is divided into three types of sub­
images: mountains, vegetation and water, with small urban areas embedded into vegetation areas. 
The compression results on these sub-images are given in Table 4-14, with compression results in
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BPP for three separate bands/residual bands/Eigen Image given below the main figure in smaller 
Italie font. In this section, B l, B2, and B3 are Near Infra-Red, Red and Green band respectively. 
As can be seen from Table 4-14, KLT achieved a very limited improvement over intra-band 
coding. The bit rates in the B l column of BandDiff JPEG-LS are getting extremely small on 
Mountains and Water areas, as implies that the simple BandDiff technique is able to reduce the 
spectral correlation in a great margin. Therefore, there is very high spectral redundancy between 
Bl and B2 on both Mountains and Water areas. The Vegetation areas in this image have some 
urban areas, and this makes it difficult to reach a conclusion.
Table 4-14: Lossless Compression Results on Areas having Different Terrain Features of Multispectral Test
Image ‘MS2’
BPP
Intra JPEG-LS BandDiff JPEG-LS KLT JPEG-LS
B l B2 B3 B l \ B2 \ B3 B l B2 1 B3
Mountains 3.19 2.55 3.10
3.100 3.155 0.156 1 3.155 4.333 2.963 1 2.801
Vegetation 3.14 3.38 3.11
3.089 \ 3.100 \ 3.240 2.751 1 3.100 \ 4.278 3.377 1 3.111 1 2.837
Water 2.75 2.34 2.78
2.741 1 2.606 1 2.890 0.336 1 2.606 | 4.062 2.925 1 2.783 | 2.633
According to different terrain features, a set of small block images (128 by 128 or 256 by 256) is 
composed from images captured by UK-DMC, Nigeria-1 and Landsat?. Images with file name 
starting with ‘DU’ are from UK-DMC, with file name starting with ‘DN’ from Nigeria-1, and 
with ‘ETM+’ from Landsat?. These images are LIR type data, which has already undergone 
radiometric calibration and inter-band registration processed by SSTL/NASA. This set of test 
images is shown in Figure 4-31.
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Vegetation - DU3 89 Vegetation - ETM+ Vegetation - DNe7p Urban - ETM+
■ I
k M -
Mountains - DU389 Mountains - ETM+ Mountains - DNe7p
Water - DNc7p Water - ETM+ BigCloud - DU389 SmallCloud - DU397
Figure 4-31 A set o f M ultispectral Test Images Captured from UK-DM C (DU), LandSat? (ETM +),
and N igeria-1 (DN) Satellites
Compression results in BPP are given in Table 4-15. When compared with JPEG-LS (intraband), 
BandDiff JPEG-LS does not give better compression results (i.e. smaller BPPs) on most of the 
test images, except on the Mountains image (Mountains - ETM+), one Water image (Water - 
DNe7p), and the Urban image (Urban - ETM+). As also can seen, KLT+JPEG-LS achieved 
smaller BPPs than JPEG-LS (intraband) on most of these images, except on images with Water or 
Clouds features (Water - ETM+, Water - DNe7p, SmallCloud - DU397, and BigCloud - DU389), 
where KLT+JPEG-LS showed worse performance.
When viewing the results in details on ban ds!res idu a l bands!E igen  Im ages, it is also found that 
there is very high spectral redundancy between Band 1 and Band 2 on Mountains, Urban and 
Water areas. As shown in Figure 4-31, “Mountains - DU389” and “Mountains - DNc7p” have 
strong ‘Red’ factor, which is because it is covered by vegetations. Their results are not as good as 
those of “Mountains - ETM+”, because there is no strong correlation among these three bands for 
vegetations. These observations comply with the discussion on correlations in Section 4.4.
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These results would confirm that the classification, basically to cloud, water, mountain, and 
vegetation land type areas, should be done before compression. For ‘Cloud’ area, it is better to 
compress them using the intraband coding technique, if  users really want to compress and 
download these data. The compression of classified water area should be treated differently as 
well, if these data are requested to be compressed and downloaded. The simple “BandDiff’ gets 
very significant better compression results among Band 1 and Band 2. On other land types, the 
improvement of KLT gained is fairly very small, as is due to the number of bands being lesser 
than four. An experiment and its results, regarding the effect of a number of bands on 
decorrelation efficiency, were presented in [51], with conclusion that KLT does not effectively 
decorrelate images with the number of bands lesser than four.
Table 4-15 Compression Results on the Multispectral Test Image Set, using Intraband JPEG-LS, BandDiff 
JPEG-LS and KLT+JPEG-LS Compression Techniques
BPP Intra JPEG-LS BandDiff JPEG-LS KLT JPEG-LS
Bl B2 B3 Bl B2 B3 Bl B2 B3
Vegetation - DU389 3.75 3.82 3.67
47PJ 4377 3.'7'76 3.6^ 72 4799 3.3^3 2.960
Vegetation - ETM+ 5.03 5.05 4.49
j.ogg 3.733 3.737 43 7^3 3.363 46^73 3.^32
Vegetation - DNc7p 3.26 3.34 3.25
2.3^ 7^ 3.170 3.977 2.3 '^7 3.797 3.73^ 7 3.2^3 2.773
Urban - ETM+ 5.77 3.99 4.86
3.3'^7 3.379 3.373 1.151 3.379 493^ 5.916 4703 3.939
Mountains - DU389 3.72 3.72 3.62
4J0J j.7'/2 4303 3.72^ 3.7^ 72 4367 3.703 2.739
Mountains - ETM+ 5.18 3.59 4.19
3.076 3.276 3.2^ 73 0.377 3.276 4937 3.^ 730 3.333 3.333
Mountains - DNc7p 3.04 3.05 3.03
3.776 2.297 3.039 3.777 2.297 3.070 3.3^ 77 2.3^ 73 2.397
Water - ETM+ 2.32 2.54 2.78
0.337 3.030 3.036 0.003 3.030 4.577 2.3'7'7 2.967 3.027
Water - DNc7p 1.90 1.58 2.05
2.037 1.754 1.871 7.726 7.73^ 7 7.377 2.703 7.993 2.033
SmallCloud - DU397 3.55 4.13 3.73
3.920 3.707 3.023 4370 3.707 4  736 3.736 3.323 3.609
BigCloud - DU389 1.05 2.52 1.29
0.910 2.203 0.035 2.6^ 70 2.203 2.773 2.793 1.630 0.035
4.6 Conclusions
Based on analysis and developing trends of current on-board compression systems, a new 
architecture of an on-board image compression system for future remote sensing missions was 
proposed. The architecture features intelligent pre-processing and spectral decorrelation to
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account for future needs of remote sensing. It is the first time that such system architecture is 
applied to on-board image compression.
The optimal size of tiling was selected as 512 by 512 pixels, if the buffer memory is large enough. 
Otherwise, tiling with 256 by 256 is acceptable, as it only slightly degrades the compression 
performance. The optimal tiling size was derived from both lossless and lossy compression with 
and without radiometric calibration, as has never been done before.
Linear CCD image sensors have different offset and shift registers for the odd and even column 
pixels, and hence there will be a difference in brightness for the odd and even eolumn pixels in the 
raw image. It is a very common situation for Earth Observation satellites, especially for a serial of 
satellites, including Disaster Monitoring Constellation satellites, like Beijing-1 (China, launched in 
2005), UK-DMC (UK, launched in 2005). Consequently, the lesser correlation between odd and 
even eolumn pixels will hamper the compression performance. For panchromatic and 
multispectral test images, the odd/even eolumn pixels’ brightness difference varies across 
different tiles inside each image and across different images; the amplitudes of the variation are 
not marginal. However, it is possible to work around the BDC to reduce the computation 
complexity with two examples given Section 4.5.2. This is the first time that a systematic 
investigation of the odd/even non-uniformity on images captured with linear CCD arrays in push- 
broom imaging systems has been carried out.
For a prediction-based lossless compression teehnique, the BDC teehnique is the preferred 
technique for removing the odd/even non-uniformity. The BDC based radiometric calibration is 
exactly lossless technique, and brings significant improvement to the compression ratio of 
prediction based compression teehnique. As for lossy compression, the data loss introduced would 
make it impossible to restore the original raw images. As SRC gives physically meaningful image 
to the subsequent lossy compression, SRC was chosen as the best choice prior to lossy 
compression. This comparison between BDC and SRC has never been done before.
The proposed GradPC is a novel inter-band registration teehnique. It is very accurate due to sub­
pixel extension, and is more robust reducing the failure rate down to around 13% from 44%. 
GradPC also has a failure detection mechanism, which detects the eases when it fails to find the 
right displacement and has zero false-positive rates. This failure happens on homogenous areas, 
such as seawater or heavy clouded areas, which are normally considered as useless information by 
most of the end users and are labelled as Regions of Non-interest. Through the proposed failure 
detection mechanism, such areas could be identified, and subsequent image compression tasks as 
well as other types of processing tasks could be informed about that.
This thesis explored for the first time the variations of band displacements over image(s). In 
general, inter-band displacements are showing as quite stable along the “along-track” direction,
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and as a linear changing trend along the “cross-track” direction. However, due to the attitude 
changes of the satellite platform, the plot of displacements along the “along-track” direction 
shows oscillation curves. For inter-band coding of the compression system, the band displacement 
must be obtained locally if a very accurate registration is needed. Otherwise, a set of fixed 
parameters are used for every eolumn of tiles, which are obtained from the first one/several 
observations on the “along-track” direction.
Each of the pre-processing steps is positive, in term of final compression performance. However, 
for MS images with three bands, the improvement brought by the KLT transform is very limited, 
wherever lossless or lossy compression is used. There is a strong correlation between Band 1 and 
Band 2 on both ‘Mountains’ and ‘Urban’ areas, while there is no strong correlation to any pairs of 
these bands for vegetations. The classification, into cloud, water, mountain, and vegetation land 
type areas, is necessary, and the subsequent compression of cloud or water area must be treated 
differently from other land types.
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Chapter 5
5 Image Compression Algorithms - 
Development and Software Modelling
This chapter discusses the image compression part of the on-board compression system presented 
in Chapter 4. In Seetion 5.1, an efficient lossless compression subsystem is proposed, which 
consists of V-Shape scan, embedded BDC, multidimensional prediction method and extended 
Rice encoder. Section 5.2 presents the CCSDS-EDC algorithm and its modelling in software.
5.1 A Novel Lossless Compression Scheme Based on CCSDS-LDC
In this section, an efficient lossless image compression scheme is developed based on the 
CCSDS-LDC, which achieves significant improvements with some additional simple 
computations.
The CCSDS-LDC algorithm has been widely chosen by many satellites for on-board 
compression, for its low complexity as well as low memory and power usage. Another notable 
feature of the algorithm is its error-resilience, which is important for the hostile space 
environment. To stop error propagation, a sample is periodically kept uncompressed as a 
referenee, so that the data before and after it are compressed independently. Therefore an eventual 
error is constrained within a small region, called Independent Coding Region (ICR) [14].
Being a multidimensional type of data, panchromatic and multispectral satellite images ean be 
compressed further, by using either a 2-D or 3-D predietion method, instead of the default 1-D 
prediction. However, compression of a current pixel using such multidimensional prediction 
methods will depend on neighbouring pixels of previous lines, which contradicts the coding 
independency feature of CCSDS-LDC. This is due to a line of pixels in remote sensing satellite 
imagery being larger than one independent coding region. For example, the multispectral imagery 
on-board DMC satellites [1] has 20,000 pixels per line. In this section, a new pre-processing stage 
is introduced, which is a combination of multidimensional prediction techniques and a novel 
image scan, specifically designed to support independency coding. The resulting novel lossless 
eompression scheme increases the compression ratio significantly while having low complexity.
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Its performance is better than JPEG2000, and is similar to, if not better than, the state-of-the-art 
JPEG-LS algorithm.
The error-resilience ability of the algorithm can tolerate the data errors induced by high energy 
radiation/particles (like SEUs[123]), with the ability to confine SEÛ and other errors in a very 
small region of image (for example, a block size of 16x1024).
The new lossless compression scheme consists of a pre-processor and an entropy coder as shown 
in Figure 5-1. The entropy coder is an extended Rice encoder, abbreviated as “ExtRice” in this 
thesis. The pre-processor is to remove the spatial and spectral correlations, via the 
multidimensional prediction method enabled by the proposed vertical scan technique. An 
embedded BDC technique outlined in Section 5.1.3 increases the efficiency of the proposed 
system further for push-broom type of sensors subject to the odd/even non-uniformity.
Em bedded
BDC
B1-M-: Scan
Em bedded
BDC
B 2 - # f  Scan - ►
- ►
'►
ExtRice
ExtRice
Multidimensional
Prediction
Multidimensional
Prediction
Figure 5-1 : Block Diagram of the Proposed Lossless Compression System
5.1.1 V-Shape Scan
Normally image data are read in a raster scan (RS) order as shown in Figure 5-2a. Assuming the 
first pixel of each line is taken as the reference sample. Hence ICR is just one horizontal line of 
data. The scan method, shown in Figure 5-2b, named Peanno-Hilbert (PH) scan, is believed to be 
the optimum scan to reduce 2-D spatial correlation to 1-D correlation [230].
To enable multidimensional predictions without affecting the ICR coding independency, a new 
vertical scan is proposed, which has a “V” shape (VS) as shown in Figure 5-2c. This scan goes 
down vertically, turns after a number of pixels to the column on the right side, and starts the 
vertical scan again from the starting row. The VS size is the number of the vertical pixels. The VS 
size can take th e / (J = 16), as /  is the recommended number of samples for each compression 
block of Rice encoder. Therefore, a 2-D prediction can be carried out using previous vertical
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line(s), while residing within one ICR block. The ICR size is determined by the VS size 
multiplied by the number of the vertical lines in an ICR block (for example, a block size of 
16x1024).
(a) Raster Scan
(b) Peano-Hilbert Scan
(c) ‘V ’ Scan
Figure 5-2: Different Scan Schemes in the Proposed Lossless Compression System
5.1.2 Multidimensional Prediction Methods
The 2-D GAP predictor uses the context gradient information to predict the intensity of the 
current pixel [27], To fit into the proposed vertical scan, the GAP pixel neighbourhood pattern is 
rotated by 90 degrees in the vertical mode as shown in Figure 5-3 a so that the value of the current 
pixel, marked by a star in Figure 5-3, is predicted by using two pixels above and five pixels in the 
two previous vertical lines of the image.
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o
w - f
o R eference
r
O O n n
M W  7
o  WN N
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ww w  '
W fVS c
W S I V - ^  I V S  o
Current
(a) (b)
Figure 5-3: Illustration of (a) Vertical GAP Casual Neighbours; (b) 3D GAP Casual Neighbours in
Reference Band & Current Band
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These neighbouring pixels are represented by its orientation to the current pixel. For example, 
W SW  stands for the pixel to the west-south-west of the current pixel. These not only represent 
those pixels’ location, also their value in the following equations. The current pixel is represented 
by C, while C devotes the prediction of the current pixel’s value.
The definition of the vertical GAP prediction method is expressed by the following equation:
N dfi — dy > Ti
((N  -f W) / 2  + (WS -  WN ) /4  +  yV)/2 T2 < d n ~ d ^ <
((IV + W) * 3 /2  + (WS -  WN)  * 3 /4  +  N) / 4  Tg <  < Tz
C = i (N + W) /2  + ( W S - W N ) / 4  - T 2 < d h - d ^ < T 2 (5. 1)
((N + W) / 2  +  (IV5" -  WN ) /4  4- W) /2  - T 2 < d f , - d ^ <  - T 3
((N 4- W)  * 3 /2  4- (WS -  WN)  * 3 /4  + W ) /4  -T^  < d h ~ d ^ <  - T 2 
W dh ~  dn <  —7i
where 7^, 7^, and Tg are experimental thresholds; dy =  \NN — N| + \ WN — W\ 4- \W — IV5I and 
d-h — \ WN — N\ 4- \ W W  — W\ 4- \ WSW — IP'S! are the vertical and horizontal gradient of the 
image intensity. The prediction chooses one of these seven prediction options, according to the 
difference between vertical and horizontal gradient at that location. Therefore, the GAP prediction 
is adaptive to local gradients change.
Besides the spatial correlation on each band, there is spectral correlation needed to be considered 
during compression of multispectral image. It is possible to get an optimal least-square B'^ -^order 
spatial-spectral predictor based on casual neighbours and corresponding pixel in the reference 
band [184]. However, the computation of the optimal prediction coefficients is too complex, so it 
leads to a high implementation cost. By a simple extension to the vertical GAP method, the 
proposed multispectral predictor will switch between the spectral prediction and spatial prediction, 
based on the local spectral and spatial gradients change. Two consecutive spectral bands will have 
a near constant brightness difference in a small region where high spectral correlation exists. 
Therefore, the proposed spectral prediction is adding the measured spectral brightness difference 
from two neighbouring pixels (W, N), to the corresponding pixel in the reference band (RC). The 
3-D extension to the vertical GAP is proposed (Figure 5-3b), which is defined in the following 
equation:
^  _  (RC +  (W  — RW + N — RN)/2 d^ <  dfi and d^ <  dy 
\  2D prediction otherw ise
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where ‘R’ means that the pixel is in the reference band, like "RC  is the pixel in the reference band 
at the same location as the current pixel whose value are being predicted, and
ds = \WS -  RWS -  (W SW  -  RW SW  + W -  RW)/2\
+ \ W - R W -  ( WW -  R WW + W N -  RWN)/2\  (5.3)
+ \ N - R N - ( W N - R W N  + N N - R N N ) / 2 \
is the spectral gradient and its definition. There is strong spectral correlation, when the spectral 
gradient is small. Therefore, the spectral prediction is only used if the spectral gradient is smaller 
than the vertical and horizontal gradient; otherwise, the 2-D vertical GAP method is selected.
5.1.3 Embedded Brightness Difference Compensation
In Section 4.2.3, a method called Brightness Difference Compensation is reported to tackle the 
odd/even non-uniformity problem coming with the push-broom types of linear CCD array. BDC 
is to take the mean of brightness difference between pixels belong to odd and even column, on tile 
by tile basis with a tile size of 512 by 512 pixels. It is reported being able to bring 5.5% fiirther 
data reduction on JPEG-LS in Section 4.5.1.1.
By adapting BDC to the proposed scanning scheme, a modified “embedded” BDC technique is 
employed in which the BDC adjustment is applied to one VS scan line and it is calculated as part 
of the vertical GAP prediction procedure. So when predicting the current pixel’s value, only the 
pixels in the previous VS line in Figure 5-3a (WN, W, and W) are necessary to be BDC adjusted 
and the brightness difference is derived using three more VS lines to the west/left. For example, to 
predict a pixel Pjj falling in the vertical line j ,  some neighbour pixels in vertical lines j-1  and j-2  
are involved according to Figure 5-3a. Then the embedded BDC is only applied to those pixels 
Pij.i in vertical line j-1  using the equation below:
P i j - i  =  Pi,j-1 +  (rnearii=^,j(Pij_2)  +  -  meani=^,j(Pij_^)  (5-4)
where P /j- i  is the value of pixels in the previous vertical line to the left after the embedded BDC 
adjustment; P i j - i , Ptj- 2  , Pt,j- 3  P ij- 4  are pixels in the previous four vertical lines and 
mearii=i.j is the mean of all the J pixels in that vertical line, as defined in the proposed scanning 
scheme.
The advantage of the proposed embedded BDC technique is that it needs to buffer only 16 lines of 
image data, while the original BDC needs 512 lines.
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5.1.4 CCSDS Lossless Compression Standard
The architecture of the CCSDS-LDC is shown in Figure 5-4. The pre-processor block consists of 
the proposed scanning and multidimensional prediction techniques described in Section 5.1.1 and 
Section 5.1.2 above and the CCSDS-LDC mapper, which is introduced below.
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N o C om p ress ion
A daptive Entropy C oder  
Figure 5-4; The CCSDS-LDC encoding architecture
The purpose of the CCSDS-LDC mapper is to map the prediction residual to a non-negative 
integer, in an effective way based on the shape of its Probability Distribution^Function (PDF). 
Assuming the current pixel value is Xi, and the predicted value is f j, then the difference between 
them is the prediction error Aj.  After the prediction stage, a mapper takes the residuals and maps 
them into non-negative integers, through the following equation:
2Aj 0 < A i < e
0 i = l 2 \ A i \ - l  - e < A i < 0  
0  +  Aj otherw ise
(5-5)
where i = 1 ,2 ,3 , 6  = min (%j — x^jn, x^nax ~  ^min is the minimum possible value 
and Xfnax is the maximum possible value.
The extended Rice encoder converts the mapped prediction residual into an encoded bit sequence 
y. The entropy coder is a collection of variable-length codes operating in parallel. The coding 
option achieving the highest compression is selected, and the option ID bit pattern is enclosed and
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forwarded. Option “no compression” will just forward the block of data with its code option ID 
inserted in the beginning. There is a set of special short codes for one or many consecutive all­
zero blocks, as is the Option “zero-block”. Option “FS”, short for Fundamental Sequence 
Encoding, is to encode an integer into a number (5j) of bit '0 ' followed by one bit “Option 
k” is to keep the k  least significant bits and encodes the remaining higher order bits with the FS 
codeword. Therefore the FS option is only a special case of Option k, with k = 0. The option 
“second-extension”, firstly pairs consecutive samples - Si and then transforms the paired 
samples into a new value y, which is coded using FS encoding, through the following equation:
-  (Si + Si+i)(Si + Si+i + l ) /2  4- Si+i (5-6)
where i = 1 ,3 ,5,... ,J — 1.
5.1.5 Lossless Image Compression Algorithm Performance Evaluation
For evaluating the performance of the proposed CCSDS-LDC lossless compression scheme, 
different versions of the algorithm are modelled in Matlab. The CCSDS-LDC based algorithms 
are compared with the state-of-the-art lossless compression algorithm, JPEG-LS [26], and 
JPEG2000 [28]. Lossless mode of JPEG standard, which is an out-of-date algorithm, is not 
considered. Not only the proposed combination of vertical scan, embedded BDC, multi­
dimensional prediction and “ExtRice”, denoted by “VS+EmdBDCGAP+ExtRice”, is compared. 
Other “ExtRice” based algorithms using different combinations are taken for comparison purpose, 
such as, “RS+Delta+ExtRice”, “VS+GAP+ExtRice” etc, where “RS” denotes raster scan, and 
“Delta” means 1-D delta prediction. The independent coding region is set to block with a range of 
different sizes, from 16 by 128 to 16 by 10000. Compression results in terms of compression ratio 
(CR) are derived using natural and satellite test images. In this section, the software performances 
of these algorithms are not compared, like execution time and memory usage. That is because the 
final destiny of the algorithm will be in hardware implementation on-board the imaging payload, 
which is presented in Chapter 6 . Section 6.4.2 compares resources usage and data throughput 
performance of their hardware implementations.
5.1.5.1 A Comparison of Scan Techniques
The state-of-the-art lossless compression algorithm, JPEG-LS, is compared with those “ExtRice” 
based algorithms. In this section, one ICR consists of 128 times 16 pixels, which applies to JPEG- 
LS as well. Compression results in terms of Compression Ratio (CR) are given in Table 5-1, 
where different combinations of three scan techniques (RS, PH, VS), pre-processing methods 
(BDC, EmdBDC, GAP) and the Rice encoder (ExtRice) are compared. These different
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compression techniques are numbered from 1 to 10 as shown in Table 5-1. By comparing results 
in column 2, 3 and 4, VS achieves the best out of these three scan techniques, as there is stronger 
vertical spatial correlation than horizontal spatial correlation on the raw image data. As can been 
seen from results in column 6 , 7 and 8 , these three scanning techniques achieve similar 
performance on images after BDC adjustment. PH scan only has slightly better results. 
Nevertheless, their results are all much better than those in column 2, 3 and 4. Therefore, BDC is 
the primary drive for the better performance, while different scan techniques have not much 
difference in terms of improvements brought on compression performance, when 
multidimensional predictions are absent.
However, VS scan technique is able to incorporate a subsequent multidimensional prediction 
while residing within one ICR. By comparing results in column 8 with those in column 9 and 
column 10, one can see that the 2-D prediction GAP has a very significant improvement to the 
compression ratio results. The results in column 9 and 10, are even better than those of JPEG-LS, 
and are only slightly worse than BDC+JPEG-LS.
By comparing results in column 9 with those in column 10, embedded BDC achieves only slightly 
worse results than BDC, with compression ratio degraded by around 1.1%.
Table 5-1: A Comparison of Different Scan Techniques on Lossless Compression o f Panchromatic Images
CR
1 2 3 4 5 6 7 8 9 10
JPEG-LS RS
-i-ExtRice
PH
+ExtRice
VS
4-ExtRice
BDC
+JPEG-LS
BDC
+RS
+ExtRice
BDC
+PH
+ExtRice
BDC
+VS
-i-ExtRice
BDC
+VS
+GAP
-t-ExtRice
VS+
EmdBDC
GAP
4-ExtRice
P a n l. 3.48 1.93 2.21 2.76 3.64 3.20 3.20 3.13 3.68 3.63
Pan3 4.49 1.73 2.07 3.72 5.32 4.69 4.82 4.87 5.07 4.94
Pan2 2.84 1.87 2.07 2.33 2.94 2.60 2.59 2.52 2.98 2.96
Pan 8 3.47 1.88 2.16 2.89 3.68 3.20 3.27 3.29 3.63 3.61
PanS 2.71 1.83 1.99 2.12 2.78 2.39 2.40 2.29 2.73 2.74
AVE 3.40 1.85 2.10 2.77 3.67 3.21 3.25 3.22 3.62 3.58
5.1.5.2 Satellite Test Images - Panchromatic & Multispectral (Intraband coding)
Eight panchromatic images, as shown in Appendix C.l, are selected as test images. The images, 
which represent different geographical areas with varied terrain, have 4-m GSD and size varying 
from 6144 by 6048 pixels to 61440 by 6048. The range of independent coding region size tested 
is from 16 by 189 to 16 by 6048. These images are in “raw” format, while there are the 
radiometric calibrated counterparts, called “GaBa”. On the radiometric calibrated images, there is 
no vertical stripe effect, as the brightness difference between odd and even column pixels is 
removed by the adjustment of “Gain” and “Bias”.
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Figure 5-5: Compression Ratio Results o f Different Algorithms on Beijing-1 Panchromatic Test Images 
over Different Size of Independent Coding Region (GaBa: Images with Radiometric Calibration; VS:
Vertical Scan; RS: Raster Scan)
Figure 5-5 shows compression ratio results of these algorithms on the “raw” and “GaBa” test 
images. Firstly, how will the size of ICR affect the performance of these algorithms? When the 
size of ICR increases, the performances of JPEG-LS on “GaBa” and JPEG2000 on both types of 
images are stretching to the positive direction. JPEG2000 is the most sensitive one to the changes. 
However, those “ExtRice” based algorithms are having nearly constant performance, regardless of 
the size of ICR.
Secondly, the performances of different algorithms are compared. If only looking at the results on 
“raw” test images, JPEG-LS achieves the best, on all different size of independent coding region, 
except range around and below 16x189. Over all other “ExtRice” based algorithms, the proposed 
combination “VS+EmdBDCGAP+ExtRice” has significant better performance with a large 
margin of improvement. It has achieved higher compression ratios than JPEG2000. It has only a 
very small margin to JPEG-LS, or even outperforms JPEG-LS at the extreme small size end.
Thirdly, it is to study the results of “GaBa” test images over those of “Raw” test images. At first, 
by comparing the results of “GaBa:LosslessJPEG2k” over those of “Raw:LosslessJPEG2k”, and 
“GaBa:VS+GAP+ExtRice” over “Raw:VS+EmdBDCGAP+ExtRice”, one can see there are only 
minor and negligible changes. It is not difficult to explain the nearly same results from 
“GaBa:VS+GAP+ExtRice” over “Raw:VS+EmdBDCGAP+ExtRice”, because the embedded 
BDC removes the vertical stripe effect of “Raw” images and achieves the same outcomes as 
“GaBa” images do. Regarding JPEG2000, instead of prediction, it deploys the wavelet transform 
technique, which makes it robust to the vertical stripe effect. JPEG-LS, as a prediction-based
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algorithm, has improvement on “GaBa” test images over “Raw” test images, as expeeted. 
However, the improvement is only in a moderate margin.
Sixteen multispeetral images, as shown in Appendix C.2, are selected as the other test image set. 
They have 32-m GSD and three bands. The largest one consists of 16250 by 10000 pixels. The 
tested range of independent coding region size is set from 16 by 125 to 16 by 10000. Only “Raw” 
test images are available and are interested to the on-board compression scenario.
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Figure 5-6: Compression Ratio Results o f Different Algorithms on Band-1 of UK-DMC Multispectral Test 
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Figure 5-7: Compression Ratio Results o f Different Algorithms on Band-2 of UK-DMC Multispectral Test 
Images over Different Size o f Independent Coding Region (VS: Vertical Scan; RS: Raster Scan)
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Figure 5-6, Figure 5-7, and Figure 5-8 show results of compression ratio on the “Raw” test images, 
band 1, band 2 and band 3 respectively. Similar conclusions could be drawn from these figures. 
The proposed combination “VS+EmdBDCGAP+ExtRice” has a significant improvement over all 
other “ExtRice” based algorithms, and it is robust to the size of ICR. It outperforms JPEG2000, 
anywhere of the compression ICR size. If not better than JPEG-LS, it has only a small acceptable 
margin worse.
“VS+EmdBDCGAP+ExtRice” is a simple and low-complex algorithm. The implementation costs 
are analyzed in the followings. Vertical scan is only an address generator if image data are already 
stored in a memory. If the image data comes out camera in a stream, then vertical scan needs a 
buffer memory, size of 16 horizontal lines of data. The mean operator of Embedded BDC only 
involves the sum of 16. numbers of pixels, and a four-bit-shift. GAP is a slightly more complex 
predictor than 2-D MED and 1 -D Delta predictors are. The ExtRice entropy coder is a very simple 
one. The context modelling in JPEG-LS is more complex, not to mention the massive JPEG2000 
algorithm. The proposed “VS+EmdBDCGAP+ExtRiee” is a cost-effective lossless eompression 
scheme. The robustness of “VS+EmdBDCGAP+ExtRice” to the size of ICR makes it more 
suitable for space application. It is possible to set the ICR size as small as around 16x128, while 
not compromising the eompression performance. The best of all is that the algorithm could gain 
very strong error-resilience ability.
It is very interesting to change the size of vertical scan curve, from 16 to 32, and down to 8 , and 4. 
However, the independent coding region is kept in the same size, which consists of 40,000 
samples for instance. The results are shown in Figure 5-9, using UK-DMC multispectral images. 
As can be seen, on all these three bands, the performance degrades severely when the size
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decreasing from 16, but it stays stable performance when it increasing from 16. Therefore, the 
turning point at 16 is considered to be the best mode of operation.
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Figure 5-9: Compression Ratio Results o f “VS+EmdBDCGAP+ExtRice” on UK-DMC Multispectral Test 
Images over Different Size of Vertical Scan Curve, while Keeping the Same Size of Independent Coding
Region
5.1.5.3 Satellite Test Images - Mulstispectral (Interband coding)
The 3-D extension of GAP predictor basically has only added a third gradient calculation, and one 
more prediction branch. It has low-complexity, and hence low-cost. In this section, it is to 
evaluate how much improvement it could bring. Usually the different spectral bands of 
multispectral images are not aligned to each other accurately and therefore an inter-band 
registration is required before the 3-D GAP predictor could be perfonned. A robust and accurate 
inter-band registration technique [231] is presented in Section 4.3. In this section, it is assumed 
that these spectral bands have been registered to each other.
Figure 5-10: A Multispectral Test Image Captured from LandSat-7 (Copyright NASA)
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For evaluation of the compression performance of the 3-D extension, a MS image from the NASA 
LandsatV satellite is used, which features varied terrain as shown in Figure 5-10, Six out of eight 
available spectral bands are used (Bl, B2, B3, B4, B5, B7), as they are sharing the same GSD of 
30 m. Before the eompression of the current band, the previous band is already compressed and 
taken as the reference band, while the first band is compressed using the intraband mode (i.e. 2-D 
GAP instead of GAP with 3-D extension).
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Compression results based on the multispeetral test images in terms of compression ratio are 
shown in Figure 5-11, where GAP predictor (“VS+GAP+ExtRiee”) and its 3-D extension version 
(“VS+3-D_GAP+ExtRiee”) are compared on average of six bands, at different size of ICR from 
16 by 128 to 16 by 1024. “BandDiff’ is referred to the difference of the current band with the 
referenee one. The two-step predictor scheme [232] consists of “BandDiff’ followed a spatial 
prediction. Some other combinations, such as “VS+BandDiff_GAP+ExtRice”, 
“RS+BandDiff_Delta+ExtRice”, and “RS+Delta+ExtRice”, are included for comparison purpose. 
As ean be seen from Figure 5-11, all these combinations are still having relatively constant 
performance regardless of the sizes of independent coding region. “BandDiff’ technique has 
hardly gained any improvement for “RS+BandDiff_Delta+ExtRiee” over “RS+Delta+ExtRice”, 
and has degraded the eompression performance of “VS+GAP+ExtRice” with 
“VS+BandDiff_GAP+ExtRiee”. Out of all, the “VS+3-D_GAP+ExtRiee” has achieved the best 
compression ratio. And “VS+3-D GAP+ExtRiee” has around 4% better eompression 
performance than “VS+GAP+ExtRice”, in terms of eompression ratio. Although the improvement 
gained through 3-D extension is not in a great margin, 3-D extension is still an effective solution, 
when considering it is at a very low cost.
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5.2 Matlab Modelling of CCSDS-Image Data Compression
The CCSDS-LDC compressor consists of two functional parts as shown in Figure 5-12, a DWT 
module that performs decorrelation and a Bit-Plane Encoder (BPE), which encodes the 
decorrelated data. This architecture is similar to that of JPEG2000.
Input
Data
Coded
Data
Bit-Plane
Encoder
Discrete
Wavelet
Transform
Figure 5-12; The CCSDS-IDC Encoder Architecture[31]
However, CCSDS-LDC “differs from the JPEG2000 standard in several respects: a) it specifically 
targets high-rate instruments used on board space missions; b) a trade-off has been performed 
between compression performance and complexity with particular emphasis on space 
applications; c) the lower complexity of this recommendation supports fast and low-power 
hardware implementation; d) it has a limited set of options, supporting its successful application 
without in-depth algorithm knowledge” [31].
5.2.1 The Discrete Wavelet Transform
The decorrelation module makes use of a three-level, 2-D separable Discrete Wavelet Transform 
with nine and seven taps for low-and high-pass filters, respectively. Such a 2-D transform can be 
produced by repeated application of a 1-D DWT as shown in Figure 5-13, as is explained in the 
following. A single-level 2-d DWT is achieved in two steps: 1) “the 1-d DWT shall be performed 
on each image row, producing a horizontally low-pass and a horizontally high-pass filtered 
intermediate data array, each half as wide as the original image array”, as illustrated in Figure 5- 
13(b); 2) “the 1-d DWT shall be applied to each column of both intermediate data arrays to 
produce four subbands” as shown in Figure 5-13(c)” [31]. One further level of 2-D DWT is 
applied to the horizontally low-pass and vertical low-pass subband of previous level DWT, and 
two of further levels make it the three-level 2-D DWT transform.
Two specific 1-D wavelets are specified: the 9/7 biorthogonal DWT, referred to as ‘Float DWT’, 
and a non-linear, integer approximation to this transform, referred to as ‘Integer DWT’. While the 
Float DWT generally exhibits superior compression efficiency in the lossy domain, only the 
Integer DWT supports strictly lossless compression.
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Figure 5-13: One Level o f 2-D DWT by Two Steps of 1-D DWT [31]
5.2.2 The Bit Plane Encoder
The BPE processes wavelet coefficients in groups of 64 coefficients referred to as blocks. An 
example of a block is illustrated in Figure 5-14 as comprised of shaded pixels. A block loosely 
corresponds to a localized region in the original image. A block consists of a single coefficient 
from the LL3 subband, referred to as the DC coefficient, and 63 AC coefficients. The AC 
coefficients in a block are arranged into three families, FO, F I  and F2. Each family F, in the block 
has one parent coefficient, a set C, of four children coefficients, and a set G, of sixteen 
grandchildren coefficients. The grandchildren in family F, are further partitioned into groups 
numbered / =0,7,2,5, denoted 77^ , as illustrated in Figure 5-14.
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Figure 5-14: Diagram Showing the Wavelet Coefficients Groups
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A  segment is defined as a group of S  consecutive blocks. Coding of DWT coefficients proceeds 
segment-by-segment and each segment is coded independently of the others. Within a segment, 
BitDepthDC is defined as the maximum of bits representing each DC coefficient over all DC 
coefficients in the segment. Each DC coefficient in the segment is represented using BitDepthDC 
bits, in two’s-eomplement representation. BitDepthAC_Block„, denotes the maximum number of 
bits needed to specify the magnitude of any AC coefficient in the m‘'' block. Correspondingly, 
BitDepthAC denotes the maximum of bits representing each AC coefficient over all AC 
coefficients in the segment and is the maximum value of BitDepthAC_Block„j for the segment. 
Within a segment, header information is firstly encoded. Then quantized DC coefficients from the 
blocks additional DC bit planes are encoded. Then AC bit depths are encoded. Then DWT 
coefficient blocks are encoded one bit-plane at a time, proceeding from the most significant 
BitDepthAC-1 to the least significant bit plane 0. The coding of a single bit plane is performed in 
several stages, and the resulting order of code is illustrated in Figure 5-15.
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Figure 5-15: Flow o f Stages for One Bit Plane in the Segment
Basically, stage 0 encodes the rest of bits of DC coefficients; four types for AC coefficient at each 
bit plane are defined, stage 1-3 encodes the type and sign of three different groups of AC 
coefficients: parents, children and grandchildren respectively; stage 4 encodes the rest of bits left 
from stage 1-3 uncompressed. Detailed description for each stage can be found in [31].
The trade-off between reeonstmeted image quality and compressed data volume for each segment 
is controlled by SegByteLimit, DCStop, BitPlaneStop, and StageStop. SegByteLimit specifies the 
maximum number of bytes in each compressed segment. If DCStop, the BPE stops after coding 
quantized DC coefficient information and additional DC bit planes, otherwise it stops at the stage 
of the bit plane determined by BitPlaneStop, and StageStop, Compressed output for a segment is 
produced until the byte limit or a valid stop point is reached, whichever comes first.
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5.2.3 Software Development
In the same way as the lossless compression design, the lossy compression algorithm is firstly 
modelled using a high-level language - Matlab. The flow chart of the CCSDS-IDC software 
design is shown in Figure 5-16. There are six stop points labelled out. However, besides these, the 
software also stops when the codes length reaches the SegByteLimit, which is not shown in Figure 
5-16.
In the beginning, there are some parameters to be configured, as listed in Table 5-2. These 
parameters are put into the segment header and are forwarded with the compressed data. 
Parameters in each part of Segment Header are given right after its part flag, like parameters in 
header part 4 are listed after Part4Flag. Parameters in header part 4, like DWT type (isFloat), 
must be fixed throughout an entire image. Others ean be changed with each segmeiit. Parameters 
of part 2  changes at each segment allowing variable output rate control.
Subsequently, DWT is implemented using convolution-based approach. Similarly as described in 
Seetion 5.2.1, one level of 2-D DWT is achieved through two steps of 1-D DWT. Coefficients out 
of ‘Float DWT’ are rounded to the nearest integers, while those out of ‘Integer DWT’ are 
multiplied by weights (recommended weights or user defined) that are uniform to each subband. 
For hardware implementation of 2-D DWT, there are many speed-up schemes, like well-know 
lifting-based implementation [233].
DWT coefficients are then grouped into blocks, as illustrated in Figure 5-14, S  of which will form 
into one Segment. The coding is processed on one Segment after another. The part in the bigger 
rectangle with dashed line in Figure 5-16 is the coding process for one Segment of blocks of 
DWT coefficients, while that in the smaller rectangle with dashed line is the BPE encoder for one 
Bit Plane.
In the coding process of one Segment, firstly according to the parameters setting and the position 
of current Segment in the whole image, the current segment header is generated. Details of how 
Segment Header is organised ean be found in [31]. Then “DC AC Pre-processing^' will find 
BitDepthDC BitDepthAC and BitDepthAC_Block„,. Initial coding of DC coefficients will encode 
the quantized DC coefficients and additional bit planes of DC Coefficients. The latter means those 
bits, the rest of bits besides quantized of DC coefficients, but its plane is larger than BitDepthAC- 
1, the starting bit plane of BPE encoder. Then BitDepthAC_Block,„ are encoded in the following 
module "‘'Encoding AC BitDepth". The final part of BPE encoder consisting of five stages will 
encode the AC coefficients, ‘Bit Plane’ by ‘Bit Plane’.
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Figure 5-16: Flow Chart of the CCSDS-IDC Software Model
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Table 5-2: Parameters to be Configured in the Software Model
Name Descriptions
Part2Flag {p2 j> re ) Present o f Header part 2
SegByteLimit {SegByteLimit) As explained in section 5.2.2
DCStop (DCStop) As explained in section 5.2.2
BitPlaneStop (BitPlaneStop) As explained in section 5.2.2
StageStop (StageStop) As explained in section 5.2.2
\JsQ¥ill (UseFill) if  1, fill bits set to all zeros are used whenever 
needed to produce SegByteLimit bytes in each 
segment
Part3Flag (p i_pre) Present o f Header part 3
Segment size (S) How many blocks in a Segment
OptDCSelect (OptDCSelect) Specifies whether optimum or heuristic method is 
used to select value o f k  parameter for coding 
quantized DC coefficient values
OptACSelect (OptACSelect) Specifies whether optimum or heuristic method is 
used to select value of k  parameter for coding 
BitDepthAC
Part4Flag (p4 j ) r e ) Present o f Header part 4
DWT type (isFloat) Float DWT or Integer DWT
SignedPixels (SignedPixels) Specifies whether input pixel values are signed or 
unsigned quantities
PixelBitDepth (PixelBitDepth) Specifies the input pixel bit depth
ImageWidth (ImageWidth) Image width in pixels
Transposelmg (Transposelmg) Indicates whether entire image should be 
transposed after reconstruction
CodeWordLength (CodeWordLength) 00: 8-bit word 
01: 16-bit word 
10: 24-bit word 
11: 32-bit word
CustomWtFlag (Custom WtFlag) Indicates if  recommended weights used or user 
defined
CusXovaSM\(CustomWt) User defined weights
5.2.4 Software Validation
CCSDS data compression working group has provided some test data\ which are used to test 
implementation of CCSDS 122.0-B.l in different configurations. Effort was made to cover most 
cases but they also admit that the coverage is not exhaustive, particularly in the extreme values of 
parameters such as ImageWidth, segment size S, SegByteLimit, etc. Software fidelity is guaranteed 
through verification on these test data, using Integer/Float DWT, lossless/lossy compression, and 
different configurations of the headers.
 ^A v a i l a b l e  a t  h t t p : / / c w e . c c s d s . o r g / s l s / d o c s / S L S - D C / B B 1 2 2 T e s t D a t a
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Figure 5-17: Test Image (Mars) for the CCSDS-IDC Software Implementation (Copyright NASA)
Moreover, one test image is displayed in Figure 5-17, whieh is from the test image library 
eompiled by the data eompression working group as well. Those software implementations that 
have been applied to the test image include the CCSDS IDC software implementation 
(Matlab lDC), publieally available CCSDSJDC software (TERJDC’) and JPEG2000.
Lossy compression is tested from 0.05bpp up to 3bpp, which is from 160 down to 2.67 for its 
counterpart - eompression ratio. The eompression performances are shown in Figure 5-18 and 
Figure 5-19 in terms of PSNR and MAD respectively. As ean be seen, from 3bpp down to 0.2bpp, 
JPEG2000 gets slightly better PSNR and smaller MAD than CCSDS-IDC implementations. The 
advantages are growing larger when down further from 0.2bpp. Our software implementation - 
“Matlab_IDC” and “TER IDC” are basically having the same compression results, although 
having some deviation at very low bit rate.
Two kinds of lossless compression are tested, including the exactly lossless using Integer DWT 
transform, and the pseudo lossless using Float DWT transform. The latter is not exactly reversible, 
and will have a very small distortion, as shown in Table 5-3. The eompression ratios achieved by 
Matlab lDC, TER IDC and JPEG2000 are very similar, all around 1.7.
Based on the lossy and lossless eompression results, it ean be claimed that the Matlab Modelling 
of CCSDS-IDC is fully functionally correct and complies with the CCSDS recommendation.
Available a t  h ttp :/ /g ic i .uab .es/T ER /
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Figure 5-19: M AD Vs Bpp o f M atlab lDC, TER IDC, and JPEG2000 on the Test Image 
Table 5-3: Lossless Com pression Results o f  M atlab IDC, TER IDC, and JPEG2000
Irreversible/ Float DWT Reversible/ Integer DWT
M atlab lD C TER IDC JPEG2k Matlab IDC TER IDC JPEG2k
CR 1.65 1.75 1.82 1.67 1 . 6 6 1.69
PSNR(dB) 58.7 51.8 54.8 Inf Inf Inf
MAD 1 3 2 0 0 0
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5.3 Conclusions
A new efficient lossless image eompression scheme was proposed, whieh is suitable for satellite 
remote sensing images. It consists of a combination of a new V-sean scheme, modified 2-D/3-D 
predietion methods, an embedded BDC radiometric calibration technique, and the current 
CCSDS-LDC algorithm. The embedded BDC is much simpler than the BDC technique, while its 
performance is only slightly worse. The new V-sean embraces the advantages of both 
multidimensional predietion and independent coding on a small region. The multidimensional 
predietion removes both spatial and spectral redundancy, where the 3-D extension to vertical GAP 
predictor has only added a third gradient - spectral gradient, and one more predietion branch. The 
proposed scheme has low-eomplexity and hence will result in low-eost implementations.
Comprehensive tests on satellite test images were carried out, whieh show the efficiency of the 
proposed scheme. On panchromatic test images, the eompression ratio is around 3.58 on average. 
On multispeetral image, with the 3-D predietion technique, the compression ratio is improved 
from 2.48 to 2.61 on average. The nearly constant eompression performance even on extremely 
small size of the independent coding region, enables high error-resilienee ability, making it the 
most appearing algorithm for space applications.
This proposed lossless eompression scheme is new and novel, featuring efficiency, low- 
complexity, and error-resilienee ability. The proposed CCSDS-based lossless eompression 
scheme leads to a very efficient hardware implementation [234], whieh will be presented in 
Chapter 6.
In this chapter, a Matlab modelling for the CCSDS-IDC lossy compression algorithm was also 
achieved. The model was validated by comparison of eompression results with other 
implementations. By using the same approach as described in Chapter 6, it is possible to convert 
the software model into a hardware implementation relatively quickly.
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Chapter 6
6 High-level Configurable Lossless Image 
Compression IP Core
FPGAs have been widely used in spaee missions, ranging from control and data processing tasks 
in satellites to Mars rovers. Reeonfigurable hardware like FPGAs crosses the boundary between 
software and hardware, via applying hardware description languages (HDL) such as VHDL or 
Verilog to program and redefine the hardware architecture. A wide variety of soft Intellectual 
Property (IP) cores is distributed in the synthesisable HDL format. However, the alteration of 
these HDL codes to suit different application scenarios is extremely difficult even to experienced 
hardware engineers.
Nowadays, high-level languages (HLL) like C or Matlab are used to capture the data processing 
model. A class of EDA tools is emerging, whieh ean be employed to convert automatically from 
HLL to Register-Transfer Level (RTL) HDL, or straightaway to FPGA configuration bit stream. 
These automatic conversions from HLL are developed to speed up the design cycle, and to let 
designers concentrate on the algorithmic optimization and architectural exploration. This high- 
level design approach maximally exploits the functional parallelism of a design by mapping the 
functions of a system onto dedicated parallel operating hardware units. Those most popular tools 
include Handel-C, Dime-C, Impulse-C, Synplify DSP and Xilinx AceelDSP.
In this chapter, a high-level image eompression model is developed, whieh is then converted to a 
RTL-level design in HDL. In Section 6.1, algorithmic level optimizations, for the efficient 
lossless compression scheme proposed in Chapter 5, are presented. Section 6.2, introduces the 
design flow of conversion from high-level model to RTL-level design. A high-level configurable 
model design for the efficient lossless eompression scheme is presented in Seetion 6.3. In Seetion 
6.4, issues related to the configurations and implementations of the IP core development are 
discussed. Seetion 6.5 presents a demonstration system based on the lossless eompression IP core.
6.1 Algorithmic Level Optimization for Hardware Implementation
Optimizing resources usage and power consumption ean be achieved at algorithmic level, by 
using minimal number representation or pre-computation. This seetion presents theoretical proofs
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for the proposed supreme quantization and multiplier-free optimization techniques, whieh are 
targeting the Rice encoder of the efficient lossless eompression scheme proposed in Chapter 5. 
The implementation of these optimization techniques are given in Section 6.2.3, and the quantity 
evaluation to the hardware reduction brought by these techniques are presented in Seetion 6.4.2.
6.1.1 Supreme Quantization Rules
The Rice encoder shown in Seetion 5.1.4 has many coding options. In [235], Yeh et.al. have given 
a plot of a curve, showing that each coding option produces the best eompression for data in a 
range of entropy. However, this is based on the assumption that the source approaches a discrete 
geometric distribution.
Nevertheless, there is a certainty that other options give the same or longer codes than the option 
chosen by the “Code Option Selection” in Figure 5-4. Therefore, it is possible using this certainty 
as a constraint to derive some quantization rules. As these rules are derived from constraints at 
algorithmic level, they are named as “supreme quantization rules”.
6.1.1.1 “Option k”
The “Option k” of the Rice encoder is to keep the k least significant bits of each 8i (i = 
1,2,3, ...y) and then to encode the remaining most significant bits with the “Fundamental 
Sequence” (FS) encoding. FS encoding is to encode an integer into a number (d j  of bit '0 ' 
followed by one bit Therefore “Option FS” in Figure 5-4 is a special ease of “Option k”, 
where k = 0.
If “Option k” is selected, then its length should be smaller than that using “option k  +  1”, that is 
to say Lfc < L^+i. And
i
^k+i =  ^  [ (ÿ ii ) J  +y + (^ +1) *7
(6-1)
So we have
Z  l( )^J + ;+ ':'/< Z  1(2^ )] +/+C'+i)''y (6-2)
Therefore,
Z  K )^j < Z  -  (Z (6-3)
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Consequently,
(6-4)
where Dj [(^ )J  + 7 is the fundamental sequence length, [ ( ^ ) J  is the number for each after k- 
LSB split.
The same conclusion ean be derived for special eases, like blocks containing referenee sample, 
and the option with the highest value of k  where there is no “Option k  +  1”.
The Block containing Reference Sample:
The referenee sample is kept in original N bits for the block containing the reference sample. So
Lk — N + Zii=2,3,...y [(2OJ + (/ “  1) + /c * (/-I)
^k+i -  N ^   ^[ (2^ ) ]  + ^  * (7 -  1)
(6:5)
So we have
l(|)j + C/ -  Ü + '< • Ü -  IX   , 1(2^ ) + a  - 1) + (k+ 1) * a  - 1) (6-6)
Therefore,
Z , = , 3 , 4 , . . , ; < Z , = 3 , 3 , 4 , . . . y  1 ( ^ ) 1  +  ^ ^ ^ Z i = 3 , 3 , 4 . . . „ ; + (6-7)
Consequently,
(6-8)
where Ei=2,3,4,...,; [( )^J + (/ ~  1) is the fundamental sequence length, [(^)J is the number for 
each Ô1 after k-LSB split. Therefore the changes are only those (/ — 1) replacing (/).
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“Option k” with the highest value of k:
If “Option k” with the highest value of k is seleeted, then its length should be smaller than that 
using option “No Compression” that is to say And
i
^N oC om p — h i * J
(6-9)
So we have
(6-10)
Consequently,
Z 01
' | /5 a | (6-11)
The highest value of k is 5 for N < =  8, 13 for 8 < iV < =  16, and 29 for N > 16 [14]. Therefore 
for N<-32, the same eonclusion shown below still stands.
where 'Zi [(^)J +  7 is the fundamental sequence length, [ (^ )J  is the number for each after k-
LSB split. Similarly, via changing those (/) into (/ — 1) in Equation (6-12), it is the case for the 
block containing the reference sample.
Therefore, whatever the value of k and the block containing the reference sample or not, for the 
“option k” encoding, it is proved that the maximal number for each after k  least significant bits 
split is smaller than 2 * / ,  that is 32, for7 =  16; and that the length of the fundamental sequence 
part is lower than 3*7, that is 48 for7 = 16.
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It is safe and sound to apply the log2(2 * J) round up bits (that is 5 bits for J=16) supreme 
quantization to eaeh sample after the k-LSB split [ (^ )J j and log2(3 * J) (that is 6 bits for J=16)
supreme quantization to every fundamental sequence length Z i  [(^)J + J-
6 .1.1.2 “Option 2nd Extension”
If “Option 2nd extension” is seleeted, then its length should be smaller than that using option 
FS (k  = 0) that is L2ndExt < The ID field of “Option 2nd extension” is 1 bit longer than that 
of “Option k”. So
V  /(«, + S,+i)(«i + 6(+i + l)  ^ \  I^ IndExt  - 1 +  /  I : + I + -
^ i = l , 3 , 5 . . . , ( / - l )  V 2 J 2
FS — ^  + 7
(6-13)
Then we have
1 + y  (—------------ — - + Si^i] + :^< y ô i+ J
2 - « i= i ,3 ,5 . .„ ü - i )  V 2 y 2
Therefore,
(6-14)
y  (Si+ Si+^y+ y  2 * ôi+i+ 2  < y  (ôî+5j+i)+ j  i
2- i i = l ,3,5. . . ,a - l )  2_ i /= i ,3,5, .„ q _ i)  ^ i= i.3.5...,U-i) ( 6- 15)
y  ((^ t +  “  (^ i +  ^ i+ i ) )  < 7  “  2 (6 16)
(^ i +  ^ i+ l)^  ~  (^ i +  < 7  “  2 (6-17)
Consequently,
Si + < (1 +  ^ 4 * y - 7 ) / 2  (6-18)
For second extension encoding option, the maximal value for eaeh of ôi, and Si -f is 
round down to nearest integer, that is 4 for J=16. The same conclusion applies to the 
block containing the reference sample.
( { 2 ^ ) * 2 - l f  + 7
So for any J smaller than  -----------—  =58, it is safe and sound to apply the 3 bits supreme
quantization to every5j, and -t- ôi+i. Now the multiplier (5j 4- 5j+i)(5j + 5j+i + l) /2  for
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“option 2nd extension” as shown in Equation (5-6), is reduced to a 3-bit one from a (N + 2)-bit 
multiplier (N is the number of bits per sample).
6.1.2 Multiplier Free Design
After the Supreme Quantization, the multiplier %  + 5i+i)(5j 4- 5j+i 4 -1)/2 is reduced to a 3-bit 
multiplier. There are J /2  (i.e. 8 fo r/ =  16) such multipliers in total. Synthesis tools synthesise 
these multiplications into Block Multipliers 18x18 (18 bits multiply 18 bits) for Xilinx Spartan3 
FPGAs, and DSP48/DSP48E blocks (containing multipliers of 18xl8bits or 18x25bits) for Xilinx 
Virtex4/5 FPGAs. Thus these resources are not efficiently used. An alternate multiplier-free 
approach is proposed here. As the multiplier has only two 3-bit inputs, and the second input is the 
addition of the first input by one. Based on the truth table (Table 6-1), where the input has 3 bits 
and the output has 5 bits, the combinational logic is easily derived, as shown by the following 
equations.
O5  =  /g and I2 )
O4  =  /g and (n o t{l 2  and (not 7i))) ; 
O3  = Oi and I2 ) or (/g and (I^  or /g)); 
O2  = 1 2  xor 7g;
O-i = xor I2 )
(6-19)
Table 6-1 : Truth Table o f the 3-bit Multiplier for “Option 2nd Extension”
(Si 4- ^i+i) (Si -4- 5j+i)(5i 4- -f l ) / 2
DEC
BIN 
7s h h
DEC
BIN
O5  O4  O3  O2 Oi
0 0 0 0 0 0  0  0  0  0
1 0 0  1 1 0  0  0  0  1
2 0  1  0 3 0  0  0  1  1
3 0  1  1 6 0  0  1 1 0
4 1 0 0 1 0 0  1 0  1 0
5 1  0  1 15 0  1 1 1 1
6 1  1  0 2 1 1 0  1 0  1
7 1  1  1 28 1 1 1 0  0
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6.2 The AccelDSP Design Flow
The AccelDSP [236] software is an EDA tool from Xilinx, which connects to Matlab and uses m- 
codc as the input. AccelDSP allows DSP engineers to transform a Matlab model into a hardware 
design that can be implemented using a Xilinx FPGA or other technologies.
6.2.1 The AccelDSP Design Flow
With AccelDSP, a synthesizable RTL design and its testbench can be generated automatically 
from a floating-point model and corresponding test script in m-code. However, the process can be 
interfered by users through setting some tool options, manual setting up the quantization of 
registers/variables, and the architecture of floating-point model design. In this chapter, 
quantization means deciding of how many bits are necessary required to represent these registers 
or variables. The tool is able to invoke other EDA tools, like HDL simulation tools, synthesis 
tools, and implementation tools. As shown in the design flow diagram in Figure 6-1, AccelDSP 
verifies the generated module on eaeh step to be as true as the previous one, or to be subjectively 
acceptable with a small difference during the conversion from floating point design to fixed point.
As the inputs to AccelDSP, the floating-point M-Code design consists of two parts: design files 
and a script file. The script file acts like the testbench used in a traditional HDL design flow, but 
in addition, it serves as a source file for later auto generation of the testbench to the RTL design.
stage-1 Stage-2 Stage-3 Stage-4
Converstion
'V TestBench 
V (HDL)
TestScript
(m-code)
Fail Pass
VerifyFail FailPass Pass
Verify Simuiation
ConverstionConverstionFloating point model 
(m-code)
Fixed point modei 
(m-code or c++)
RTL model 
(VHDL or Verilog) Synthesis & Impl.
Figure 6-1: Typical AccelDSP Design Flow
Figure 6-1 shows the typical design flow using AccelDSP. Stage 1 is the design and verification 
of the floating-point model, using the test script that provides test stimuli and checks the output 
results. When it passed the verification, the floating-point design is analysed and a golden model 
will be set up in memory. The following conversion is to quantize the golden model automatically 
to every port/signal/register/variable, unless there are user quantization rules applicable. In stage 2,
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the same test script is used to verify the fixed-point design converted from stage 1, by comparing 
the output results with those saved outputs when verifying the floating-point design. If there is no 
difference, or the differences are expected and they fall in a designed limit, it is successfully 
verified. The following conversions generate an RTL design and a testbench at the same time. In 
stage 3, ModelSim or other simulation tools are used to simulate the generated RTL design using 
the testbench, which compares the simulation outputs with those saved outputs when testing the 
fixed-point design. If they are the bit-true same then it is a pass. In stage 4, AccelDSP invokes 
HDL synthesis tools, and implementation tools, following the traditional design flow.
6.2.2 Design Pipelining in AccelDSP
A pipeline is a set of data processing elements connected in series, and output of one element is 
the input of the next one. Pipelining works in a time-sliced manner, by assigning one task to a 
series of data processing elements, each of them is working on the computation as part of the task 
one after another. A task is right after the previous one, as if water is flowing through multiple 
purification filters. A typical pipeline is to insert registers into a data path to break it into two data 
path, as shown in Figure 6-2. Pipelining can increase the speed of a design by breaking down 
critical paths into several stages.
Combinational
Logic
Comb.
Logic
(a)
(b)
Comb.
Logic >-Ül-
Figure 6-2: Typical Pipeline Breaking down Critical Path by Buffer Registers
AccelDSP has the ability to insert pipeline stages inside one complex computation which might 
be the critical data path [236]. This one complex computation is in the form of one assignment. 
But how to make a higher level pipelined design, as is required in section 6.3.3? Matlab codes are 
executed in the order of sequence, like the data path, which is the combinational logic shown in 
Figure 6-2(a). For example, in Figure 6-3(a), there is a flow of two code segments A and B, and 
the aim is to insert one pipeline between them. It seems like an impossible mission. However, by 
re-arranging Matlab codes, for instance moving segment code B before A, and putting buffer 
registers definition before segment code B as shown in Figure 6-3(e), a pipeline is actually
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inserted. These buffer registers are defined by “persistent” variables, which are special variables 
that are able to keep their values for the following execution round.
0 -
f Codes A ; '
Codes A 
Codes B ) -S-?
>r /  >( V
f Codes B
(a) (b)
Codes B
Codes A)
(c)
Figure 6-3: Pipeline by Re-arranging Matlab Codes to Insert Buffer Register
6.2.3 Implementation of Supreme Quantization Rules and Multiplier Free 
Design
An example is given here, which is to apply the log2(2 * 7) round up bits (that is 5 bits for J=16)
supreme quantization to each sample after the k-LSB split The quantization will keep the 5
LSBs for the subsequent computations. If any of MSBs is non-zero, this “Option k” is not the one 
that gives the best/shortest codes, hence is dropped. The process of implementation is illustrated 
in Figure 6-5. The similar process applies to the supreme quantization to every fundamental
sequence length Di [(f^)J + J for “Option k” and the supreme quantization to every ôj, ôj+i and
ôj -f 5j+i for “Option 2nd Extension”. Their quantization process is also illustrated in Figure 6-5, 
while the codes for dropping corresponding coding options are not shown to save space.
Figure 6-4 shows the AccelDSP codes, which replace the multiplier using just combinational 
logics, based on Equation (6-19).
AccelDSP M-code:
% Multiplier-free design for (5j +  5(+i)(5j -I- Ôi+i +  l ) /2  
gammma_a_bl = bitget(gammma_a,l); 
gammma_a_b2 = bitget(gammma_a,2); 
g a m m m a ab S  = bitget(gammma_a,3);
gammma aap = (gammma_a_b3 && gammma_a_b2)*(2.^5)
+ (gammma_a_b3 && -(gammma_a_b2 && ~gammma_a_bl))*(2.M) 
+ ((gammma_a_b3 && (gammma_a_b2||gammma_a_bl)) || (gammma a bl && gammma_a_b2))*(2.^3)
+ xor (gammma_a_b3, gammma_a_b2)*(2.'^2) 
+ xor (gamrnma_a7_b 1, gammma_a7_b2)*(2.^1)
Figure 6-4: AccelDSP M-code for Implementation o f Multiplier-Free Design
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AccelDSP M-code:
% Supreme quantization to using 5 bits for/  =  16 and any N
L_FS_all_a_modNO=5; % quantization parameter - 5 bits
L_FS_all_tmpD(i)=tap_delay_R(i)./(2.^(k)); % the k-LSB split
L_FS_all_tmpDfloor(i)=floor(L_FS_all_tmpD(i)); %
L_FS_all_tmpDfloor_mod(i)=mod(L_FS_all_tmpDfloor(i),2.^L_FS_all_a_modNO);
% 5 bits quantization: 5 LSBs are kept
L_FS_all_tmpDfloorD(i)= L_FS_all_tmpDfloor(i)/(2.^(L_FS_all_a_modNO)); 
L_FS_all_tmpDfloorDfloor(i)=floor(L_FS_all_tmpDfloorD(i));
% MSBs after 5 LSBs removed
if (L_FS_all_tmpDfloorDfloor(i)==0)
LFS_tmpAllZero(i)= 1 ; % If MSBs all zeros, OK
else
LFS_tmpAllZero(i)=0; % If MSBs non-zero, drop this “Option k’'
% coding option
end
% Supreme quantization to Hi [ (^ ) J  +  J, using 6 bits for J — 16 and any N 
codesFSpart_modNO=6;
L_FS_all=mod(L_FS all tmp, 2ycodesFSpart_modNO);
% Supreme quantization to d,, dj+i and -F Ôi+i, using 3 bits for 8 <  /  <  57 and any N 
g am mm a am o dN  0=3 ;
gammma_a_mod(i)=mod(tap_delay_R(i), 2.^gammma_a_modNO); 
gammma_a_mod(i+1 )=mod(tap_delay_R(i+1 ), 2.^gammma_a_modNO); 
gammma_a_modPlus=gammma_a_mod(i)+gammma_a_mod(i+l); 
gammma_a=mod(gammma_a_modPlus,2.^gammma_a_modNO);
Figure 6-5: AccelDSP M-eode for Implementation o f Supreme Quantization Rules
6.3 High-level Configurable Model for Hardware Implementation
This section introduces the design of a high-level configurable model [234], ineluding the 
hardware design arehiteeture, high-level eonfigurability, pipelining design, and the software 
validation. The high-level model is developed based on a clear algorithmie data flow, taking into 
aeeount how it will be translated into HDL, and how it will work on the FPGA.
6.3.1 High-level Model Design Architecture
The arehiteeture of the high-level model design is shown in Figure 6-6. Image data are seanned 
from the buffer following the seanning method proposed in Section 5.1.1. The Scan module is a 
memory address generator, whieh reads the image data from data memory based on a sequenee of 
generated addresses. The Embedded BDC and GAP teehnique, deseribed in Section 5.1, are in 
one module, eBDC+GAP. GAP requires pixel values from two previous vertieal lines. Only
138
 _________________ Chapter 6. High-level Configurable Lossless Image Compression IP Core
pixels in the first line need embedded BDC, which will smooth out this GAP related region. For 
multispectral images in Band Interleaved by Line (BIL) format or Band Interleaved by Pixel (BIP) 
format, the extra effort to implement 3-D GAP requires only the spectral prediction and a 
controlled selection between the spectral and spatial prediction. Afterwards, the prediction 
residuals are mapped to non-negative integers. The coding length of each option is computed and 
the shortest one is found. Subsequently the entropy coder sends out the compressed bit stream 
using the chosen coding option along with the option ID. The compressed data is given at the 
output in bytes with enable signals. There is a dedicated control logic module {Control Unit), 
which generates control signals to each block to ensure seamless operation. The design has been 
optimised by a full-pipeline architecture and optimum quantization rules that are manually set up 
to critical signals/variables.
>
BUF
data
addr
Scan eBDC+GAP y
ReferenceSample
StartSegment
ZeroCodes_length 
 ^ ZeroCodes
BlockEnd Coder Codesjength 
Codes
ReferenceSampleBlock Done
load ReferenceSample
o „  ,  BlockEndReflntervalValue
StartSegment 
end_compression ReferenceSampleBlock
ZeroCodes_length 
ZeroCodes codes
Codesjength
Codes Byte Formator
Done codes_enable
ReferenceSampleBlock
end_compression
Figure 6-6; Lossless Image Compression High-level Model Design Architecture
Control signal ‘‘'end_compression^'’ is the one to inform the compressor when to start and when to 
stop. ''’ReflntervalValue'’'’ is the input value to set the number of blocks of reference sample 
interval, controlled by signal “loacU.
"ReferenceSample’'’ signal is to indicate the corresponding data is the Reference Sample, which 
should be kept uncompressed. "BlockEnd’'’ signal is valid on the last data of one Block, each of 
which consists of J  {J=16 as suggested) number of data. "StartSegment” signal shows the first 
Block of one Segment, with one Segment having S {S=64 as suggested) number of Blocks. 
"ReferenceSampleBlock’ signal is valid on the Block, which has the Reference Sample.
After the coding process, there are two types of codes output, "ZeroCodes” and "Codes”. 
"ZeroCodes” is the special case for Option "Zero Block”, shown as in Figure 5-4. Each of these 
codes are paired with a length signal, "ZeroCodesJength” and "Codesjength”, to indicate how 
many bits of the codes are valid. "Done”, which consists of "DoneO” and "Donel”, signal will 
show when the codes are ready to be collected by the next module "ByteFormator”, with "DoneO” 
and "Donel” indicating the readiness o f "ZeroCodes” and "Codes” respectively.
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Inside "ByteFormator”, there is a FIFO with a specified size, which is determined by calculation, 
and is big enough to hold the coming codes and then to form them into byte format, before the 
next codes coming. The size of FIFO given by the following equation:
SIZE, 4
Where theNOofID is:
_  7 + theNOofID + N *J when N > S  (6-20)
FIFO -  18 -I theNOofID +  S +  Af when N < 4
(3 w h e n N  < 8  (6-21)
theNOofID =  j4  when 8 < N < 1 6  
15 when N > 16
As can be seen from Equation (6-20), the size of FIFO is the length of longest possible codes, 
which is that o f "ZeroCodes” if N is smaller than five, otherwise that o f "Codes”.
6.3.2 High-Level Configurability
The reconfigurable parameters of the high-level model include: the number of bits per pixel, N, 
the block size, J, the number of blocks of each reference sample interval, R, and the number of 
blocks of each segment, 5* [14]. As R depends on the actual application very much, it can also be 
configured after the implementation, with the dedicated 'load’ and 'ReflntevalValue’ interfaces. 
These parameters are adjusted according to different imaging scenarios and custom requirements.
6.3.3 Design Pipelining
The model is developed as a fully pipelined architecture. Between every two consecutive sub- 
modules in the data-path, from "Scan”, "eBDC+GAP”, "Coder”, to "Byte Formator”, registers are 
inserted for signals at that point. Thus, pipeline stages are added. Inside eBDC+GAP, two stages 
are inserted, between "eBDC\ "GAP”, and "Mapper”. Inside the "Coder”, there are 23 pipeline 
stages in total, as shown in Figure 6-7. In the beginning, it is a FIFO - a N-bit shift registers 
having size of J. The FIFO is followed by the calculation of codes length for each coding option, 
as is achieved throughout SI to S I6. Then the codes lengths are compared, with the option giving 
the shortest codes selected. With the selected coding option ID, and pre-calculated fimdamental 
sequence length during SI to S I6, the fundamental sequence part is generated. Finally, it is to 
concatenate the ID code, the FS part and the k split part to make the final codes, for a typical 
“Option k” coding option. There are two more pipeline stages inside “comparison” and one more 
pipeline stage inside “Fundamental Sequence part”.
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SI S2 S16RFO Cbrrparison
HnalœdesFiindamsrtal Secpjaxe part
Figure 6-7: Fully-Pipelined Architecture for Sub-module “Coder”
6.3.4 Software Validation
The test script file designed provides the test data and displays the output for validation purposes 
by comparing the original image and the reconstructed image from the compressed data, where 
the de-eompression software is necessary and developed. The difference between the original 
image and the reconstructed image must be all zero at any pixel. The plot of the difference is 
expected a straight horizontal line crossing zero point. If so, then the compression software is 
validated at the aspect of a reversible process.
The pre-processing module is validated by comparing the output with the expected ones, 
whieh are simple to derive. It is more complex to validate the encoding part. A comprehensive set 
of test scenarios are used for the generation of the test data. This includes the test set available 
from CCSDS data compression workgroup, and two special scenarios, as all zeros and all 
maximal values. Standard test images, like Lena, and Satellite images, like panchromatic images 
captured from Beijing-1, are tested as well.
The test set from CCSDS is available from its public website\ This set is separated into 13 data 
files, eaeh of whieh consists of 256 data at N bits, where N is from 4 to 16. This data set will 
cause all the sample-split options, the no-compression option and the second-extension option to 
be selected once. The order of option select is listed as the following. The “Option no- 
eompression” is selected first, then followed by the “Option k” that has the highest split-bit value 
k, followed by options that have smaller values of k, until the “Option FS” where k = 0. The 
“Option 2nd extension” will be selected next to the last, and the last is the “Option zero-bloek”. 
As shown in Figure 6-8(b), for N = 10 bits/pixel, number eleven is representing the “Option no- 
eompression”, number one and zero are representing the “Option 2nd extension” and the “Option 
zero-block”, while those “Option k” and “Option FS” are represented by numbers from ten to two 
in the middle part, where the highest value of k is eight. The similar representations apply to 
Figure 6-8(a), where N = S bits/pixel and the highest value of k is five. As can been seen, all 
coding options have been selected once at least.
 ^ h t t p : / / c w e .c c s d s .o r g / s l s /d o c s /S L S - D C /B B 1 2 1 T e s tD a ta /c c s d s _ 1 2 1 B _ te s t .z ip
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6-8: The Sequence o f Selected Coding Options on two sets o f Test Data: (a) JV=8 and (b) N=10
Another simple approach, the obtained compression ratios for the standard images, like “Lena”, 
are confirmed by those resulting from Szip software [237] and that reported in the literature [238], 
under the same setting. There are 512 pixels per line for these standard test images. Reference 
samples are those starting pixels for every line. Similarly, with the size of 512 by 512, some tiles 
of panchromatic images from Beijing-1 satellite are tested as well. Szip is an implementation of 
the extended-Rice lossless compression algorithm using ‘C’ language. The results in terms of 
compression ratio are given in Table 6-2. Slightly little differences are observable between results 
of the AccelDSP implementation in this thesis and the Szip implementation. This is because there 
are appended zeros to make the compressed data of each scan line into bytes during “Byte 
Formator”, if the length of the compressed data is not just a multiple of eight, in the AccelDSP 
implementation.
Table 6-2: Lossless Compression Results on Standard Test Images
CR AccelDSP Szip Literature
Lena 1.588 1.590 1.59
Peppers 1.561 1.563 n/ a
Goldhill 1.523 1.525 n/a
Barb 1.396 1.397 n/a
Panl_tile(5,5) 2.855 2.857 n/ a
Pan3_tile(5,5) 4.795 4.818 n/a
Pan2_tile(5,5) 2.353 2.355 n/a
Pan8_tile(5,5) 3.024 3.028 n/ a
Pan5_tile(5,5) 2.617 2.620 n/a
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6.4 Hardware Implementation
After the design and successful verification of the high-level Matlab model in Section 6.3, 
AccelDSP is used to analyze the design, and translate it into a fixed-point design with manual 
setup of some registers’ quantization for the purpose of area optimization. At last, AccelDSP 
converts the fixed-point design into a RTL-level hardware design. Some guidelines for a 
AccelDSP synthesisable design are summaries in Appendix D .l, and a “Out of Memory” problem 
and its solution are given in Appendix D.2. This section presents the generated RTL-level 
hardware design, the implementation of different configurations, and discussions on the hardware 
accelerator.
6.4.1 Introduction and Simulation of the RTL Level Design
After successful conversion, AccelDSP will give the VHDL source codes of RTL level design. 
The input/output signals and their descriptions are listed in Table 6-3. The number of bits of input 
image data “Dato” can be any integer number N  between 4 and 16, inclusive.
Why are there additional bytes “codesjb9:lC  and ''^codes_bl7:24’\  besides one byte 
“codes_bl:8'^7 As shown in Figure 5-4, when Option “No Compression” is selected, the 
compressed data will actually be longer than the input data, with the extra ID codes embedded. So 
the worst scenario is that the option “No Compression” is always selected for each block. Then 
with one data input on each clock, the number of bits of output codes for each clock will be 
greater than N. For storage and transmission purpose, the output codes are arranged in bytes.
For the ^^ByteFormator'", it just needs one specific clock to fill in the FIFO with codes coming out 
of Coder. The specific clock is enabled by ''Done" signal. Therefore, there are only ]  — 1 clocks 
left to format the codes for one Block of data. It is possible to derive the conditions for the 
presences oi "codes_b9:W  and "codes_bl7:24", given in Table 6-3, through a simple calculation 
using the following equation:
(theNOofID +  < ( / - ! )  (6-22)
whereM is 8 16 and 24, for “codes_bl:8” “codes_b9:16” and “codes b 17:24” respectively.
The process of loading "ReflntervalValuae" value must be finished before proceeding to 
compression. Moreover, if it were loading during compression, it would not be able to be loaded 
at all. "end_compression" should be set to ‘0’ before start to compression, and should be set to V ’ 
after compression, as shown in Figure 6-9.
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Table 6-3: Descriptions to the Input and Output Ports o f RTL level Design
I/O Name Bits D escriptions
Input Reset 1 Reset the design when ‘1’
Input Clock 1 Read the inputs and generate the outputs on the rising edge
Input acInputA vail I I f  ‘ 1 ’, then input data is valid
Input Data N(4-I6) Input data
Input endcom pression 1 If  T ’, compression stops; if  ‘O’, compression starts.
Input Load I If  ‘ r ,  load the reference interval value.
Input Reflnterval V aluae 8 Reference interval value.
Output acO utputA vail 1 I f ‘I ’, then outputs are valid
Output codesenable 2
GO: no output codes are valid 
01: code_I6bits_l_l:8  are valid 
10: code l 6bits_l_l : 16 are valid 
11 : code_16bits_I_l : 14 are valid
Output codes_bl:8 8 output codes bits 1:8
Output codes_b9:16 8 output codes bits 9:16 (present, if  N >  8)
Output codes_b 17:24 8 output codes bits 17:24 (present, if  15 <  IV <  22)
InAvail 0 1 X  “
XX
<rri>0}> {T2>0} ^
endjcom 1 0 S _ _ ._ ......
Figure 6-9: Illustration o f Timing Requirments o f Input Signals
Using the testbench generated by AccelDSP, a simulation using one small image, size of 512 by 
512, is successfully done in ModelSim. The latency is defined as the delay between the starting 
point of one Block data and the starting point of its compressed data. The latency is fixed, as 42 
clocks. As shown in Figure 6-10, the delay is just the distance between those two cursors placed. 
The clock used for simulation is 150MHz.
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Figure 6-10: Starting Part o f a Simulation Waveform in ModelSim
In Figure 6-11, the delay between those two cursors placed is the one from the point of end of 
data to the start point of codes of last Block data, which are 26 clocks.
iOjOjI SUM
N = ^ = 3#ma!#!#
■■■■■■■■■■lîlîilililiiiiiÉM iiiiiiH m iiiiililiM iwijiiililÉ
j^ -^ -coctesJîlto8 
jg-:!^ C0(k_P9TO16 
âf.jnpuî-.avaJ 
BK Data
ggp  > ertdjom p’ession
code_l6bit:s.^anable
outpuÈavail
« n
1748147.742 ns
Cursors J.735 ns
1748300 ns
1743320.735 ns
Figure 6-11 : Ending Part of a Simulation Waveform in ModelSim
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6.4.2 Implementation of Typical Configurations
One typical configuration and its implementation are tested on three cases to evaluate the 
hardware reduction methods (Supreme Quantization Rule and Multiplier-free Design) proposed in 
Section 6.1. In this typical configuration, iV is 8; J  is 16; S  is 64; and the default R is 32. Three 
different cases are described as follows:
• Case I: None;
• Case II: With Supreme Quantization;
• Case III: With Supreme Quantization and Multiplier-free.
For each of these three cases, the converted RTL design is synthesized and implemented (i.e. 
Placed and Routed). Their costs of implementation on a Spartan3E 3S1200E-5 FPGA are listed in 
Table 6-4. The preliminary power consumptions of these three different designs are analysed 
using the Xilinx XPower Estimator (XPE) fool, with results given in Table 6-4. As can be seen, 
the Case III design uses the least resources, and hence has the lowest power consumption. Higher 
reduction of resources usage and power consumption are expected with N=16 configurations, by 
applying the Supreme Quantization and Multiplier-free techniques.
However the initial design (without the fully pipelined architecture) could only achieve a maximal 
frequency of 17 MHz. By comparing with the frequency shown in Table 6-4, it can be seen that 
the improvement is very significant with the fully pipelined design.
Table 6-4: Costs o f Implementation for three Different Optimization Cases after Place&Route
^ " " '^ ^ Æ s o u rc e s
Slices
Freq Special Pow er (XPE) (mW) @100MHz
Designs (MHz) Features Logic Mult Quiescent Total
Propose Case I 4146 101 8 B M ultl8xI8 141 13 156 309
Propose Case II 3610 113 8B M ultI8xl8 118 13 155 286
Propose Case III 3615 113 0 118 0 155 273
Typical configurations of the compression IP core design outlined above have been evaluated. An 
example is presented here, in which the pixel bit-depth parameter, N, is varied configuring three 
designs, labelled A, B, and C, to operate on 8-bit, 12-bit, and 16-bit pixel samples, respectively. 
The converted RTL designs are synthesized and implemented targeting three different devices 
from the Spartan-3, Virtex-4 and Virtex-5 series of Xilinx FPGAs. Table 6-5 summarises the 
implementation resources of the three designs and a reference JPEG-LS implementation [239] in 
terms of number of slices at the maximal operating frequency after Synthesis and Place&Route. 
The results are obtained after place and route, but with normal optimization effort for designs A, 
B and C. As can be observed from Table 6-5, there is a significant variation in resources and 
maximal frequency. The Virtex-4 and Virtex-5 chips could easily achieve a throughput of more
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than 150 Msamples/second. This confirms the advantage of the configurable model, which is 
achieving maximum efficiency for a particular application.
Table 6-5: Implementation Resources of Three Typical Configurations after Place&Route
^ ^ ^ D e s i g n s Design A 
8 bits/pixel
Design B 
12 bits/pixel
Design C 
16 bits/pixel
CAST JPEG -LS 8 
bits/pixel
Spartan3E
1200E-5
3615 Slices 
@113MHz
5378 Slices 
@80MHz
6820 Slices 
@80MHz
5636 Slices 
@64MHz
Virtex4
LX25-12
3457 Slices 
@224MHz
5317 Slices 
@ 179MHz
6789 Slices 
@166MHz
5591 Slices 
@112MHz
Virtex5
LX30-3
1638 Slices 
@282MHz
2554 Slices 
@250MHz
2950 Slices 
@210MHz
2182 Slices 
@166MHz
6.4.3 Discussions on the Hardware Accelerator
One Giga Byte is taken as the volume of image data to be compressed. The processing time of the 
hardware accelerator is compared with software implementations: Matlab codes in AccelDSP and 
C-implementation Szip [237]. The software implementations are evaluated on the Intel Core2 
E6400 CPU, which is rated around 5,730 MIPS via “Dhrystone V2.1” as the benchmark tool. It is 
more than 20 times faster than the Motorola PowerPC processor - MPC8260 on-board DMC 
SSDR, which achieves around 280 MIPS at a clock frequency of 200 MHz. On Intel Core2 
E6400, the processing time is around 126 hours if using the developed Matlab program, because 
the Matlab codes are not designed for software execution and they are not optimized for speed as 
well. It takes around 60 seconds using the Szip software on the same desktop computer. It will 
take more than 20 times longer if running on the on-board computer. However, it takes less than 7 
seconds on the hardware accelerator working at 150 Mpixels per second, which is easy to be met 
with any configurations on a Virtex4 or Virtex5 chip. The developed hardware accelerator 
significantly improves the processing speed over the Intel CPU. The processing speed 
improvement is more significant over the on-board computer, as shown in Figure 6-12.
It is commonly believed that the HDL code produced by AccelDSP results in a larger area and 
hence the core consumes more power. However, in this design, this problem has been catered for 
from the beginning. This high-level model is developed using a clearly defined algorithmic data 
flow taking into account how it will be translated into HDL and how it will operate on the FPGA. 
Therefore, the architecture of the high-level model is optimized for hardware implementation, as 
it is more effective to do so at the high level. Moreover, the implementation of critical 
registers/variables is optimized via manually setting-up their word lengths (or so-called 
quantization), which are shown in Appendix D.3. The quantization of the rest of the 
registers/variables is automatically derived from that of the critical ones, by AccelDSP. Above all, 
the data path and word length of the registers have been optimized. Therefore, the design derived
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from this model would not lose to designs derived from direet programming in HDL, in terms of 
resources usage, throughput and power consumption.
Time to Process 1GByte image data with 
the Intel Core2 E6400 at 2.13 GHz in Hours 
(5730 MIPS)
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Figure 6-12: Time to Process 1GByte Image Data using Three Different Implementations and Two different
Platforms
6.5 Demonstration System 1 - Lossless Compression Core
The lossless compression core is put into a FPGA prototyping board for demonstration purpose.
6.5.1 Demonstration System 1 - Hardware and Software
The implementation of Design A was tested on the ZestSC2 FPGA prototyping board [240]. In 
this prototyping system, the host personal computer (PC) communicates with the FPGA and the 
data memory on the board through a USB interface. Firstly, the host PC writes the image data to 
the data memory, then downloads the compression IP core to the FPGA and initiates the reading 
and compressing of the image data, as is followed by transmission of the compressed data back to 
the PC through the USB interface in real-time.
A design of USB interface to Host PC and memory controller comes in CD with the ZestSC2 
FPGA board. Use these two components, it is much easy to achieve the following processes: 
sending data to FPGA from PC, writing data to DRAM, reading DRAM data and sending data 
back to PC host. This works straightforward and perfectly.
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FPGA
Figure 6-13: The ZestSC2 Spartan-3 FPGA Board for Demonstration System 1
H ost C P rogram
#include "ZestSC2.ti"
// Request FPG A Cards in fonnation  about the system /
Z estSC 2C ountC ards(& N um C ards, C ardlD s, SerialN um bers, FPG A Types);
// Open the first card
ZestSC 2O penC ard(C ardID s[0], & H andle);
printf("W riting im age data to DRAM : ... ");
// C onfigure the FPGA with the design o f  “LoadandC heck”
Z estSC 2C onfigureFrom File(H andle, " LoadandCheck_20()().bit");
// Set SD R A M  Address 
Z estSC 2W riteR egister(H andle, 0 x 2 0 0 0 + 0 , 0);
Z estSC 2W riteR egister(H andle, 0 x 2 0 0 0 + 1 , 0);
Z est SC2 Wri teR egi ster( Ft an d I e, 0 x 2 0 0 0 + 2 , 0);
ZestSC 2W riteR egister(H andle, 0 x 2 0 0 0 + 3 , 0);
II Set W rite Count
Count =  T R A N SFE R  S IZ E /sizeof(unsigned  short);
ZestSC 2W riteR egister(H andle, 0 x 2 0 0 0 + 4 , (unsigned  char)(Count&Oxff));
ZestSC 2W riteR egister(H andle, 0 x 2 0 0 0 + 5 , (unsigned  ch a r)((C o u n t» 8 )& 0 x ff));
ZestSC 2W riteR egister(H andle, 0 x 2 0 0 0 + 6 , (unsigned  c h a r )((C o u n t» 1 6 )& 0 x tï));  
Z estSC 2W riteR egister(H andle, 0 x 2 0 0 0 + 7 , (unsigned ch a r)((C ou n t»24)& 0.x ff));
// Send data and clear buffer
Z estSC 2W riteD ata(H andle, Buffer, T R A N SFE R  SIZE);
Printf("Einished! \n");
printfC'Checking im age data in DRAM : ... ");
ZestSC 2R eadD ata(H andle,B ufferR eadback, T R A N SFE R  SIZE);
for (C ount=0; C ount<T R A N SFE R _SIZ E /sizeof(unsigned  short); C ount++)
[if(B u ffe ifC o u n t] != B ufferR eadback[C ount])
printf("@%d; original value:%d; while read back value: %d. \n", Count, BulTeifCounl], BuiTerReadback[Counl]);
printtP'Finished! \n");
// C lose  the card 
Z estSC 2C loseC  ard( Handle);
Figure 6-14: Host C Program for FPGA Card Operations and W riting/Reading DRAM
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As shown in Figure 6-14, firstly the communication between Host PC and FPGA is setup through 
'OpenCard' function. Then the FPGA design of "Load Image" is configured, image data is 
written to DRAM after setting two Registers. After this, FPGA design of "Check Image" is 
configured, and the data read back is compared with actual image data with information printed to 
monitor if any difference found. Finally, the communication could be disconnected by 
'CloseCard' function.
HDL
— Write Regs — Registers accessed from the Host
process (RST, CLK)
begin
i f  (CLK'event and C LK =T) then 
i f  (R ST =T ) then 
RImgDataCount <= (others => '0');
RJmgDataStartAddress <= (others => '0'); 
e ls if  (RegWE^' 1 ') then 
case RegAddr is
when X"2000" => RImgDataStartAddress(7 downto 0) <= RegDataIn; 
when X"2001" => RImgDataStartAddress( 15 downto 8) <= RegDataIn; 
when X"2002" => RImgDataStartAddress(23 downto 16) <= RegDataIn; 
when X"2003" => RImgDataStartAddress(25 downto 24) <= RegDataIn(I downto 0); 
when X"2004" => RImgDataCount(7 downto 0) <= RegDataIn; 
when X"2005" => RImgDataCount(15 downto 8) <= RegDataIn; 
when X"2006" => RImgDataCount(23 downto 16) <= RegDataIn; 
when X"2007" => RImgDataCount(25 downto 24) < -  RegDataIn(I downto 0); 
when others => null; 
end case; 
end if; 
end if; 
end process;
Host C Program
// Set initial Address for image data in SDRAM 
ZestSC2WriteRegister(Handle, 0x2000+0, 0);
ZestSC2WriteRegister(Handle, 0x2000+1, 0);
ZestSC2WriteRegister(Handle, 0x2000+2, 0);
ZestSC2WriteRegister(Handle, 0x2000+3, 0);
// Set image data Count in SDRAM 
Count = TRANSFER_SIZE/sizeof(unsigned short); 
ZestSC2WriteRegister(HandIe, 0x2000+4, (unsigned char)(Count&Oxff)); " 
ZestSC2WriteRegister(HandIe, 0x2000+5, (unsigned char)((Count»8)&0xff)); 
ZestSC2WriteRegister(Handle, 0x2000+6, (unsigned char)((Count»I6)&0xff)); 
ZestSC2WriteRegister(Handle, 0x2000+7, (unsigned char)((Count»24)&0xff));
Figure 6-15: HDL Codes and Corresponding Host C program for Setting Registers
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Then, the compression core is put into the process before the final step of ''Close Card’. As image 
data are already in DRAM, the data flow would just be from DRAM, to data compression, then 
the compressed data to Host PC through USB interface. But firstly it is necessary to define two 
registers, ‘RlmgDataStartAddress’ and ''RImgDataCount’, which need to be set by Host PC, to 
inform where to start to fetch image data, and how many. Figure 6-15 shows the corresponding 
HDL and C codes for setting these two registers.
As shown in Figure 6-16, the ''Start_Compression’ command is send through setting the least 
significant bit of ‘
HDL
To send the start_compression command from Host PC 
start_compression<=User_Signals(0);
Host C Program
// Set user signal direction and send start 
ZestSC2SetSignalDirection(Handle, Oxf); 
ZestSC2SetSignals(Handle,(unsigned char) 1); 
ZestSC2SetSignals(Handle,(unsigned char) 0);
Figure 6-16: HDL Codes and Corresponding Host C program for Sending Start-Compression Command
R ead A ctlv e< = '0 '; 
e n d _ c o m p re ss io n  < = '! ';
rt compression=0'
start compression = 1
RImaDataCourU2=1
RImgDataCount
eadD R A
RlmaOa ta Count/=0
'RImaDataCoLht2/=l
R e ad A c tiv e< = T ';
RIm g Da ta Cou n t2 < = RIm g Da ta Cou n t2 - l ;  
if R Im g D ataC o u n t2 < = 4 8  th e n  
e n d _ c o m p re ss lo n  < = '! ';
e lse
e n d _ c o m p re ss io n < = '0 ';  
e n d  if;____________________________________
RIm g Da ta  Cou n t2 < = RIm g Da ta Cou n t+ 4 8 ;
— a p p e n d  48  d a ta
R e ad A ctiv e< = '0 ';
e n d _ c o m p re ss io n  < = ‘l '; _______________ ;____
Figure 6-17: State Machine Diagram for Demonstration System 1
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Figure 6-17 shows the working flow of reading DRAM data for one compression round. When 
the process received the ^Start_Compression’ command, firstly to check if any image available to 
be compression {RImgDataCount/=0), if not, turn to Idle, otherwise, set RImgDataCount! to 
RImgDataCount+48 and turn to 'ReadDRAM  state. The image data count is extended by number 
48, which is because the compression core has a latency of 42. For a more secure design, 48 is 
taken instead of 42. Then after each image data is read out, and send to compression core, 
^RImgDataCount!’ will decrease by 1. During this state, signal ‘endjeompression’ will stay 'O’ 
until 'RImgDataCount!’ reaches number 48. 'ReadActive’ is kept valid throughout 'ReadDRAM’ 
state.
When having image data from DRAM and 'end_compression’ is'O’, the compression core will do 
the compression. And the output compressed data are in byte format, but it could be two bytes, 
one byte or none at one clock, as the demonstration system is to compress images of 8bits/pixel. 
The compression is clocked at 24MHz, but USB interface is clocked at 48MHz. So that is 
possible to transfer the compressed data real-time. Figure 6-18 has shown the HDL codes of the 
process for sending data back to USB interface, and the Host ‘C’ program receiving the 
transferred data. In Host ‘C’ program, each read operation through 'ZestSdReadData’ will fetch 
256x16bits. Only the least significant 8bits (IByte) are representing the transferred compressed 
data. The most significant 8bits are used to identify the last fetch for the current compression. If 
"10101010" (i.e. 'OxAA’y, that means this fetch has reached the end of compressed data, and then 
the corresponding least significant 8bits are the length of valid compression data on the last fetch.
Therefore the compression ratio could be derived in the Host C program as shown in Figure 6-19. 
The original image size is row^col Bytes. And the length of compressed data is calculated from 
how many fetch (j) and the valid length of last fetch (CounterOFvalid).
However there were problems. First, 16x16 bits or 32x16 bits occasionally were lost during USB 
transmission. The size of lost data is just the size of one or two FIFO buffer. Normally, it 
happened in the beginning of 256x16bits stream block, after the first lxl6bits are transmitted. But 
it didn’t happen to every 256x16bits stream block. After careful debugging, the reason for part of 
data lost is found, which is that the buffer used is not big enough. After another FIFO buffer is 
inserted between data output on the compression core and Host interface, the problem is resolved. 
Another observation is that the JTAG programming (JTAG clock) would affect data reading 
operation from DRAM. Therefore, FPGA configuration is done on Host PC through USB 
interface, in C by 'ZestSdConfigureFromFile’ function.
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HDL
..// Send data to PC 
if RST=T' then
DataOutWE<='0';
Dataout<=X"0000";
counterOFlastONE<=X"00";
writeCounter<=X"00";
else
if CLK24=T' and code_16bits_enable(0)=T' then 
DataOutWE<=
Dataout<="00000000" & code_16bits(7 downto 0); 
counterOFlastONE<=writeCounter+1 ; 
writeCounter<=writeCounter+l ; 
elsif CLK24='0' and code l 6bits_enable( 1 )=' 1 ' then 
DataOutWE<='l';
Dataout<="00000000" & code_16bits(15 downto 8); 
counterOFlastONE<=writeCounter+1 ; 
writeCounter<=writeCounter+l ; 
elsif ReadActive='0' and (not (writeCounter=X"00")) then 
DataOutWE<='l'; 
writeCounter<=writeCounter+l ; 
if writeCounter=X"FF" then
Dataont<=" 10101010" & counterOFlastONE;
else
Dataout<-X"0000" ;
end if;
else
DataOutWE<='0' ;
Dataout<=X"0000";
end if;
end if;
Host C Program
// read back codes 
j=0;
while (1)
{
ZestSC2ReadData(Handle,&ONEcodes,512);
j=j+i;
if (((ONEcodes[255]»8)&Oxff)==(OxAA) )
CounterOFvalid=(ONEcodes[255]&Oxff);
else
CounterOFvalid=256;
for (i=0;i<CounterOFvalid;i++) { lputc((unsigned char)(ONEcodes[i]&Oxff),fp); }
if (((ONEcodes[255]»8)&Oxff)==(OxAA) ) break;
}
Figure 6-18: HDL codes and Corresponding Host C program for Sending/Receiving Compressed Data
Host C Program
cr=row*col/(double)((j*256)+CounterOFvalid-256); 
printf("Compression ratio is: %lf \n", cr);
Figure 6-19: Host C program for Deriving the Compression Ratio
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6.5.2 Demonstration System 1 - Results
On the demonstration system, part of one panchromatic image (i.e. ‘P an l’ in Appendix C.l) with 
size of 4096 by 4096 after image cut, is send to compression, and compared with the 
reconstructed images using compressed data transmitted back. The software on host PC is 
developed in ‘C’ language. The decompression and validation software are developed in Matlab.
Figure 6-20 shows the log for the compression flow. Firstly, send the image to onboard SDRÀM 
memory and get them checked before the compression process. During compression, the image 
data is read from the data memory and at the same time, the compressed data is transferred back 
to PC and written in a file named as “codes.raw”. The compression ratio is given in the end.
E: S la b S D e n o l> c _ J e i j in f f lP a n D C 5 5  
1 a v a i l a b l e  c a r d s  in  t h e  s y s t e m
0 : CardID = 0 x 0 0 0 0 0 0 0 1 ,  S e r ia lN u m  = 0 x 0 0 0 0 0 1 8 5 ,  FPGftType = 1
Read im age d a t a  from  f i l e :  ___ F i n i s h e d ?
W r i t i n g  im age d a t a  t o  DRAM: ____ F i n i s h e d ?
C h e c k in g  im age d a t a  in  DRAM: ----  F i n i s h e d ?
S t a r t i n g  c o m p r e s s io n  and r e a d i n g  b a c k  c o m p r e s s io n  c o d e :  . . .  F i n i s h e d ?
C o m p r e ss io n  c o d e s  w r i t t e n  in  c o d e s . r a w  
C o m p r e ss io n  r a t i o  i s  : 3 . 0 3 9 4 8 6
Figure 6-20; Demonstration System 1 - Compression Flow Log
E : \ l a b \ D e m o l >decom v6 . e x e  c o d e s . r a w  4 096  4 0 9 6  B e i j in g lP a n D C 5 5 _ d e im g .b m p  
r e a d i n g  c o m p r e s s e d  c o d e s . . . .
F i n i s h e d ?
C o m p r e ss io n  R a t i o  i s  c o n f i r m e d  a s  : 3 . 0 3 9 5
S t a r t i n g  d e c o d i n g ...........................
F i n i s h e d ?
S t a r t i n g  mapper ...................................
F i n i s h e d ?
W r i t i n g  d e c o m p r e s s e d  im age t o  a  BMP f i l e  : B e i j i n g l P a n DC55_deim g.bm p
Figure 6-21: Demonstration System 1 - De-compression Flow Log
E : M a b \D em o l> U a lid a teD eco m  D C 0 0 0 0 5 5 h p l6 M B e ij in g lD a ta . raw B e i j in g lP a n D C 5 5 _ d e im g . b 
mp 4096 4096
R ead in g  s o u r c e  raw image d a t a  _
R ead in g  r e c o n s t r u c t e d  image d a t a ____
P l o t  t h e  d i f f e r e n c e s . . . .
Figure 6-22: Demonstration System 1 - Decompressed Image Validation Flow Log
As shown in Figure 6-21, on Host PC, the eompressed data are deeompressed, and the 
eompression ratio is eonfirmed. The decompressed data is written into a ‘BMP’ image file. Then 
the deeompressed image is eompared with the original image pixel by pixel in Figure 6-22 and the 
differenees are plotted. As shown in Figure 6-23, the differences are all zero as expected.
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Figure 6-23: Demonstration System 1 - Difference between Reconstructed Image and Original Image
6.5.3 Demonstration System 1 - Power Consumption
“Low-power” is the main feature of the proposed low-eomplex eompression scheme and hence its 
implementations. For power optimization, the clock gating technique has been adopted to further 
reduce the dynamic power. The power consumption of the eompression core is estimated using 
the Xilinx XPower Analyzer tool. Table 6-6 summarises the results, which are obtained for both 
idle operation and eompression of part of the ‘Pan2’ image, eaeh with a Value Change Dump 
(VCD) file generated from simulation in Modelsim. A VCD file contains a series of time-ordered 
value changes for those signals in the design. As can be seen from Table 6-6, the quiescent power 
is dominating while the dynamic power is only 20-30 mW at 48 MHz. The 3rd and 4th columns in 
Table 6-6 contain values obtained after optimization of the design for low power using a gated 
clock technique. This has achieved a reduction of the dynamic power consumption by 27% and 
17% in the idle state and the ‘Pan2’ compression state, respectively. Around 90 percent of the 
total power consumption is due to quiescent power, which is very significant and depends on the 
FPGA manufacture process.
Table 6-6: A Comparison of Power Consumption on Demonstration System 1
3SP2000@48MHz 
(Unit: mW)
Idle Pan2 Idle
(Opt.)
Pan2
(Opt.)
Note:
Dynamic 20.1 27.9 14.6 23.1 Vccint=1.2V
Vccaux=2.5V
Vcco=2.5V
Quiescent 188.3 188.4 188.2 188.3
Total 208.4 216.3 202.8 211.4
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The total power eonsumption over 1 million pixel (Mpixel) throughput is estimated to be
4.5 mW/Mpixels/second, whieh is more than three times lower than the power eonsumption of the 
3.3 V ASIC implementation of CCSDS-LDC in [34], the value of which is reported as 
15 mW/Mpixels/second. The maximal throughput of 80 Msamples/second of this ASIC is also 
much lower than the results shown in Table 6-5. The power eonsumption measured on the 
ZestSC2 prototyping system when compressing the Lena image is around 500 mW, whieh is in 
agreement with the power results estimated via XPower as the board has a number of other 
components in addition to the FPGA.
Therefore, the design is quite efficient, with low power eonsumption, and very high throughput, 
as a consequence of an efficient eompression algorithm and its optimized implementation. The 
high-level configurability is also an effective feature.
6.6 Conclusions
In this chapter, two new optimization techniques, - the supreme quantization rule and multiplier- 
free design, were proposed for hardware implementation of the Rice encoder of the efficient 
lossless eompression scheme proposed in Section 5.1. With these optimization techniques, on 8 
bits/pixel, the slices used are significantly reduced by 13%; eight multipliers are replaced by 
simple glue logic; and the power eonsumption is significantly reduced by 12%. These hardware 
reductions are expected to be even more significant on 16 bits/pixel design. It is the first time that 
these techniques were applied to the lossless compression algorithm.
Based on the AccelDSP design flow, a high-level configurable model was developed. It is 
configurable at high-level, which is able to generate the most efficient hardware implementation 
for a particular application scenario. It was designed as a fully pipelined architecture, which 
brings a throughput of more than 150 Msamples/second on a Xilinx Virtex4 or Virtex5 chip. 
Evaluation of the hardware acceleration shows that it improves the processing speed by around 
200 times. This high-level configurable model is a novel achievement, featuring efficient 
hardware resources usage and high data throughput.
Demonstration system on a Spartn3 FPGA board has provided a proof of correctness for the 
eompression operation. The design itself features low-power consumption. Appling the clock 
gating teehnique achieved dynamic power reduction by more than 20%.
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Chapter 7
7 System-on-Chip Design for Satellite 
Imaging Payloads
High-density SRAM-based FPGAs could accommodate the on-board computer, co-processor, 
application specific hardware accelerators and other peripherals on a single chip, as is a System 
on Chip (SoC) design. SoC implemented on an FPGA chip could function as the satellite payload 
controller and data processor. The highly integrated and configurable SoC approach allows 
integrating most required functions within a single chip and results in an efficient hardware 
architecture in terms of power, area and speed. In addition, the reduced number of components 
reduces weight and volume, and results in better reliability. Another advantage of the 
programmable FPGA technology is its high flexibility that allows for in-orbit reconfiguration e.g. 
to fix design bugs or to adapt the system to changing mission requirements. FPGA could provide 
this effective means to enhance system flexibility and performance.
The image compression cores, with other IP cores [113, 241] under development for space 
applications, are put into a SoC design, implemented on an FPGA chip as part of satellite payload 
controller and data processor. The SoC design is presented in Section 7.1. The demonstration 
system for the SoC design is discussed in Section 7.2.
7.1 System on Chip Design
The SoC design is targeted at the Xilinx Virtex series of FPGAs. The central processing unit is the 
LE0N3 microprocessor [72].
7.1.1 The LEON3 Processor
The LE0N3 [72] microprocessor is a 32-bit SPARC V8 soft intellectual property core written in 
VHDL. The SPARC V8 is a RISC architecture with typical features like large number of registers 
and few and simple instruction formats. However, the LEON3 IP core is more than a SPARC 
compatible CPU. It is also equipped with various peripherals that interconnect through two types 
of the AMBA bus (AHB and APB), e.g. Ethernet, SpaceWire, PCI, UART etc.
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The LEONS processor core is in a synthesizable VEIDL model, developed by the Aeroflex 
Gaisler, previously called Gaisler Research. The core is highly configurable and particularly 
suitable for SoC designs. The processor uses standard synchronous memory cells for caches and 
register file, and can be efficiently implemented with FPGA or ASIC technologies. The 
configurability allows designers to optimize the processor for performance, power consumption, 
EO throughput, silicon area and cost. The core is interfaced using the AHB bus and supports the 
IP core plug&play method provided in the Gaisler Research IP library (GRLIB) [72].
GRLEB is a collection of reusable IP cores, divided on multiple VHDL libraries. Each library 
provides components from a particular vendor, or a specific set of shared functions or interfaces. 
GRLIB is based on the on-chip AMBA buses. The implementation of the AHB/APB buses is 
compliant with the AMBA-2.0 specification, with additional ‘sideband’ signals for automatic 
address decoding, interrupt steering and device identification (i.e. plug&play support), which one 
can refer to [72] for details on. All GRLIB cores use the same data structures to declare the 
AMBA interfaces, and then can easily be connected together. An AHB bus controller and an 
AHB/APB bridge are also available in the library, as allows assembling a full AHB/APB system.
GRLIB includes cores for AHB/APB controller, the LEONS processor, IEEE-754 floating-point 
unit, AHB/APB bridge, 32-bit PCI33 SDRAM controller, 32-bit PCI bridge with DMA, 
10/100Mbit Ethernet MAC, CAN-2.0 controller, USB-2.0 debug link, 8/16/32-bit PROM/SRAM 
controller, 32-bit SSRAM controller, 32-bit DDR controller, 32-bit GPIO port, timer unit, 
interrupt controller, PS/2 interface, VGA controller and many other legacy cores [72].
The processor and the associated GRLIB IP library are provided in full source code under the 
GNU GPL license for evaluation, research and education purposes. The LEONS core is also 
available in a fault-tolerant version immune to SEU for use in space and other high reliability 
applications.
7.1.2 A LEON3-based SoC Design
The SoC is an AMBA centric design and any subsystems can be added to the LEONS processor 
providing that they are AMBA AHB/APB interfaced. The AHB is a high-performance system bus 
and provides high-bandwidth operations, while APB is a simple and low-power extension to the 
AHB bus.
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Figure 7-1 : SoC Architecture for Payload Control and Data Processing
Figure 7-1 shows the diagram of the SoC architecture, including the LE0N3 central processing 
unit (CPU), internal configuration access port (ICAP) related modules, imaging related modules, 
memory controllers, and other peripherals. The imaging sub-system handles the raw image data 
generated by an optical camera and consists of a camera controller, an image compression module 
and a Direct Memory Access (DMA)/Mass Memory controller. Inside the imaging sub-system, 
the camera controller also acts as a data router, which could distribute image data to downlink. 
Mass Memory or the image compression module as follows:
• The first route is to downlink for real-time capture and download.
• The second route is to the compression IP core for real-time image compression, where the 
compressed data can be transferred through DMA to downlink for download or Mass 
Memory for storage.
• The third route is to Mass Memory for storage of raw images. Through DMA, the image 
compression core could also compress the stored raw data from Mass Memory and then 
transfer the compressed data back to Mass Memory or directly to downlink.
By adoption of such router, the system could have strong data-routing flexibility, and redundancy. 
If one route fails to work, other route/s could be activated.
The SoC is also capable of partial run-time reconfiguration, which enables customers to improve 
the IP cores even after the spaeeeraA is launched. Starting from the Virtex II series, Xilinx Virtex 
FPGAs have integrated an ICAP into the programmable fabric, which enables the user to write 
software programs that modify the circuit structure and functionality at run-time for an embedded 
processor. The ICAP is actually a subset of the SeleetMAP interface [242], which is used to 
configure Xilinx FPGAs.
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The on-chip peripheral bus (OPB) is used to connect all the ICAP modules. The ICAP is 
connected to the LEONS processor via the OPB-to-AHB bridge. Once the FPGA is initially 
configured, the ICAP is used as an interface to partially reconfigure the FPGA. The control logic 
for reading and writing data to the ICAP is implemented in the LEONS processor as a software 
driver.
As the bitstream of each SoC component can be stored on board in a Flash memory, the bitstream 
of a new or upgraded component can be uploaded through the satellite uplink from the ground 
station. The Xilinx FPGAs also provide on-chip hard-wired cores, e.g. Block SelectRAM 
(BRAM). The BRAM is used as a configuration cache.
7.1.3 SoC Partial Run-Time Reconfiguration
The lossless compression model can be configured according to different imaging sensor types 
and customer's requirements, as discussed in Section 4. At some stage after launch, it may be 
necessary to update the compression design in the payload SoC design, using a different 
configuration due to change in the mission objectives. Thus, the re-configurability is a good 
feature to the whole system. The partial run-time re-eonfigurability is achieved through Xilinx 
ICAP [2S4]. The re-eonfigurability makes it possible to update the peripheral IP cores even after 
the spacecraft is launched into space.
The ICAP device driver is available in the Xilinx EDK toolkit. The driver enables an embedded 
microprocessor to read and write the FPGA configuration memory through the ICAP at run-time. 
On-chip reconfiguration is accomplished by using a read-modify-write mechanism [24S]. To 
modify the on-ehip subsystems, the ICAP first determines the configuration frames that need to be 
modified, and then reads each frame into the BRAM one at a time. The contents of each frame are 
modified before being written back to the ICAP. The current ICAP driver only supports 
modification of a single frame at a time. The driver is managed by a real-time operating system in 
an embedded microprocessor core. For example, Xilinx released a driver running in uClinux, 
which is ported to the MieroBlaze processor. There is an embedded Linux port to the LEONS 
processor, which is called SnapGear that can be used for LEONS in this SoC. The SnapGear 
Linux is a full open-source package, comprising a kernel, libraries and application code for rapid 
development of embedded Linux systems. The LEONS port of SnapGear supports both memory 
management unit (MMU) and non-MMU LEONS configurations. In fact, the non-MMU kernel is 
an uClinux port similar to the Microblaze uClinux port. In this ease, the original ICAP driver can 
be used in the LEONS processor with minor modifications.
The device driver implements the read(), write() and ioctl() system calls: read() reads a frame 
from the ICAP into a user memory buffer (BRAM); write() writes a frame from a user memory
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buffer to the ICAP; and ioetl() controls operations, like querying the status or changing operation 
modes. Upon system boot, the driver is automatically installed in the SnapGear, and the ICAP is 
registered in the Linux device subsystem, appearing as /dev/icap. This feature allows users to 
access the ICAP module using standard Linux system calls, such as open, read and write.
This LEON-based SoC architecture with the support of ICAP is capable of reconfiguring and 
evolving its peripherals. The partial bitstream can be generated at the ground station and uploaded 
to the on-board memory for partial reconfiguration. Therefore, the image compression IP core can 
be upgraded if a new configuration or algorithm is required.
7.1.4 Radiation Protection
In this thesis, there is no TMR or TMR-like radiation protection techniques applied to the system. 
Nevertheless, there will be some shielding for the electronic box, when it is finally put into a 
satellite.
Besides, the LE0N3 core is also available in a fault-tolerant version, which is immune to SEU for 
use in space applications. Secondly, the SoC has the functionality to partially run-time reconfigure 
those blocks of the IP core, if they are affected by SEUs.
Moreover, the compression algorithms for lossless and lossy compression revealed in Chapter 5 
are all having strong error-resilience ability. Errors are constrained inside a small region, if they 
happen.
7.2 Demonstration System 2 - SoC
The SoC is implemented in a Xilinx Virtex-4 LX60 FPGA on an Avnet evaluation board [244] as 
shown in Figure 7-2. The SoC architecture employed by the demonstration system is presented in 
Figure 7-3. JTAG is used to configure the Xilinx FPGA or Xilinx PROM. RS-232 (i.e. UART) is 
used for debugging, through which commands, SoC statuses and data are communicated between 
Host PC and demonstration board. Image data should be transferred to an on-board DDR at first. 
With SoC design is configured into the FPGA, Host PC sets the registers and sends the start-to- 
compression command. The compression is then in process, at the same time the compressed data 
is stored in another part of the DDR. When compression is finished, the results and compressed 
data could be checked on Host PC.
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Figure 7-2: The Virtex4 FPGA Board for SoC Dem onstration System
Figure 7-3 illustrates the arch itecture  for the SoC dem onstration system . T he A H B  is a high- 
perform ance system  bus and provides h igh-bandw idth  operations. A PB  is a sim ple and low -pow er 
ex tension to the A H B  bus. T he com pression  core requires fast and intensive com m unication  w ith 
the data m em ory, but has not m any in teractions w ith  the LEO N 3 core. H ence, the im age 
com pression IP core is connected  to the A PB  bus, for the purpose o f  achieving low er pow er and 
higher system  perform ance. T he IP core  is controlled by the LEO N 3 processor for sw itching 
on/off. A  direct A H B -like but m uch sim pler h igh-speed im age bus is designed in order that the 
com pression core can send/receive data to /from  the m em ory bypass the  LEO N 3 C PU  and the 
A H B bus, as show n in F igure 7-3. T his extra im age bus w ill m ake the A H B  bus availab le  to those 
m odules including L E O N 3 CPU attached to the bus, even w hen the com pression  is w ork ing  in 
full-speed, stream ing in the im age data, and stream ing out the com pressed data.
T he com pression core uses a separate clock input. H ence, it can be configured  at a m uch h igher 
frequency than the L E 0 N 3  C PU  speed. F or exam ple the LEO N 3 processor is clocked at 70 M H z, 
but the com pression core is clocked at 100 M H z in the SoC im plem entation  on the A vnet V irtex-4  
L X 60 evaluation  board  [244]. It has a pow er-save m ode w hen there is no need  o f  im age 
com pression. W hen an  im age is com ing for com pression, the L E 0 N 3  processor w ill send a 
com m and to activate the com pression core.
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Figure 7-3: SoC Demonstration System Architecture
The advantages of a separate ‘Image Bus’ design over a DMA design are summarized in the 
followings:
• the eompression eore with a speeifie image data bus will not oeeupy the AHB bus during 
the process of eompression, as makes the AHB bus available to other modules attaehed to 
the bus;
• the eonneetion to APB bus instead of AHB, saves the eomplexity and power;
• the simpler separate Image Bus eould achieve even higher data fetehing speed, to match 
high throughput of the eompression core.
7.2.1 Demonstration System 2 - Hardware and Software
The first task is to expand the GRLIB to incorporate the eompression eore. As shown in Figure 7- 
4, the direetories and files in highlight area are those that need to be added. Additionally, a new 
library name 'SSC  is added to the file named by ^libs.txf under Vgrlib/lib' direetory. Every 
^vhdlsyn.txf stores the names of those ‘vW’ files in that direetory, whieh need to be eomplied and 
synthesised. File 'devices_ssc.vhd’ defines the vendor eode and name (i.e. Surrey Space Centre), 
eaeh deviee’s ID, and a table listing all the deviees and their names. The information of the new 
ereated library and deviees should be put into a file (i.e. ‘grlib/lib/grlib/amba/devices.vhd’), where 
all those GRLIB AMBA deviees are summarised.
The eompression eore ('CCSDS_LDC.vhd\ 'CCSDS_LDC_package.vhd’), through a wrapper, is 
instanced in 'CCSDSLDC_TOP.vhd\ with a APB interfaee as a slave, an Image Bus interfaee as a 
master, and a state maehine eontrolling the compression flow.
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gr ib
□
libs.txt
d irs.N t
S B C
□
c o m p r ss s io n
J
d e v c e s
v h d lsyn .txt C C S D S L D C _T O P .vh d  vh d lsy n .b d  d e v ic e s _ s s c .v h d
sy sg en _ w ra p p er .v h d
C C S D S _ L D C _ p a c k a g e .v h d  C C S D S _L D C .vh d
Figure 7-4: File Tree for Adding the Lossless Compression Core into GRLIB
Figure 7-5 shows the HDL design for the connection of LEON3 APB bus to compression eore. 
There are some registers, whieh LE0N3 eould aeeess. A reading operation at the 0x80000600 
address will return the starting address of stored image data in the DDR. Aeeordingly, a reading at 
0x80000604 returns the number of image data; 0x80000608 returns the status of eompression 
eore; 0x8000060C returns the starting address of stored eompressed data; 0x80000610 returns the 
length of eompressed data. In faet, it will be the software running on LEON3, who sets the 
starting address of stored image data, the number of image data, the start-to-eompression 
eommand, and the starting address of compressed data to be stored, via writing to addresses 
0x80000600, 0x80000604, 0x80000608 and 0x8000060C respeetively. For demonstration 
purpose, the software is imitated by GRMON eommands, as shown in Figure 7-5.
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HDL
—  //APB Slave Control —
— //read registers 
readdata := (others => '0'); 
case apbi.paddr(6 downto 2) is
when "00000" => readdata(sbits-l downto 0) ;= r.RImgDataStartAddress; 
when "00001 " => readdata(sbits-l downto 0) := r.RImgDataCount; 
when "00010" => readdata(9) := r_2nd.end_compression; 
readdata(7) ;= dmao.active; 
readdata(6) := dmao.ready; 
readdata(5) := dmai.start; 
when "00011" => readdata(sbits-l downto 0) := r.RCodesStartAddress; 
when "00100" => readdata(sbits-l downto 0) ;= r_2nd.WCodesCount; 
when others —> 
end case;
— //write registers
if (apbi.psel(pindex) and apbi.penable and apbi.pwrite) ÿ  '1 ' then 
case apbi.paddr(6 downto 2) is
when "00000" => v.RImgDataStartAddress := apbi.pwdata(shits-1 downto 0); 
when "00001" => v.RImgDataCount := apbi.pwdata(sbits-l downto 0); 
when "00010" => v.start compression := apbi.pwdata(9); 
when "00011" => v. RCodes Start Address := apbi.pwdata(sbits-l downto 0); 
when others => 
end case; 
end if;
LEON3 Software (Commands when debugging in GRMON)
wmem 0x80000600 0x41000000 // “wmem addr data” for writing registers
wmem 0x80000604 0x00040000 
wmem 0x8000060c 0x41800000
wmem 0x80000608 0x00000200 // start-to-compression eommand pulse
wmem 0x80000608 0x00000000
mem 0x80000610 // “mem addr” for reading registers
Figure 7-5: HDL Codes and Corresponding LEONS Software for Reading/Writing the APB Interface .
Registers
GRMON is a general debug monitor for the LEON processor and for SOC designs based on the 
GRLIB IP library. GRMON includes the following functions:
• Read/write access to all system registers and memory
• Built-in disassembler and trace buffer management
• Downloading and execution of LEON applications
• Breakpoint and wachpoint management
• Remote connection to GNU debugger (gdb)
• Support for USB, JTAG, RS232, PCI, Ethernet and spacewire debug links
In this demonstration system, the RS232 debug link is used to read/write compression core
subsystem registers and data memory DDR.
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HDL
—  //Image Bus Master Control —
— //Setting w/r and address 
v.write := 'O'; v.addr ;= v.Raddr;
— //read image data from DDR through Image Bus 
if dmao.active = '! ' then
if dmao.ready = ' 1' then
v.RImgDataCount:=v.RImgDataCount-1 ; 
case r_2nd.Raddr(l downto 0) is
when "00" => v.a dmao.rdata(31 downto 24); 
when "01" => v.a := dmao.rdata(23 downto 16); 
when "10" => v.a := dmao.rdata(15 downto 8); 
when others => v.a := dmao.rdata(7 downto 0); 
end case; 
v.a lnputAvail 
else v.a lnputAvail := 'O';
end if;
else vdmai.start := '1'; v.a lnputAvail := 'O';
end if;
— //Setting w/r and address 
v.write := '1'; v.addr := v.Waddr;
— //write compressed data to DDR through Image Bus 
if dmao.active = '1' then
if dmao.ready = '1' then
v.WCodesCount:=v.WCodesCount+l ; 
if v.code l 6bits_enable_Rl (0)=' 1 ' then
tmp8bits2:=v.code_16bits_Rl(7 downto 0); 
elsif v.code l 6bits_enable_R2( 1 )=' 1' then
tmp8bits2:=v.code_16bits_R2(15 downto 8); 
elsif v.code l 6bits_enable_R2(0)=' 1 ' then
tmp8bits2:=v.code_16bits_R2(7 downto 0); 
end if;
case v.Waddr(l downto 0) is
when "00" => v.Wdata(31 downto 24):=tmp8bits2; 
when "01" => v.Wdata(23 downto 16):=tmp8bits2; 
when "10" => v.Wdata(15 downto 8):=tmp8bits2; 
when others => v.Wdata(7 downto 0):=tmp8bits2; 
end case; 
end if;
else vdmai.start := '1'; 
end if;
Figure 7-6: HDL Codes for Reading/Writing from/to the Image Bus
Figure 7-6 shows HDL codes for the reading or writing proeess from or to the image bus. As the 
image bus is a 32-bit one, the 32-bit data read from the image bus needs to be assigned to 8bit 
data input of eompression core, using a multiplexer. It is a similar ease for data writing baek to 
image bus.
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v .w rite  :=  'O'; 
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v .W a d d r:= r.R C o d e sS ta rtA d d re ss ; 
V .R Im gD ataC oun t :=  r .R Im g D a ta C o u n t+ 4 8 ; 
v .e n d _ c o m p re ss io n  : = '! ';  
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v .w rite  :=  'O'; 
v .a d d r  :=  v .R a d d r; 
v .R ad d r: = r .R a d d r + l ;  
v .W a d d r := r.W a d d r;
V .R Im gD ataC oun t :=  r .R Im g D a ta C o u n t-1 ; 
v .a J n p u tA v a il  :=  
if R Im g D a ta C o u n t< = 4 S  th e n
v .e n d _ c o m p re ss io n  < = '! ';
e lse
v .e n d _ c o m p re ss io n < = '0 ';  
e n d  if;______________________________________
Figure 7-7: State Machine Diagram for Demonstration System 2
Figure 7-7 shows the working flow for the image compression module. It is through the same data 
bus - Image Bus, to read the image data from DDR and write the compressed data back to DDR. 
Hence, for demonstration purpose, the reading and writing shall be allocated to different time 
slots, at a compromised half of expected throughput. When the process received the 
'StartjCompression’ command, it firstly checks if any image available to be compressed 
{RImgDataCount/=0), if not, turns to Idle, otherwise, sets RImgDataCount to 
RImgDataCount+48 and turns to ReadlmageBus’ state. The image data count is extended by the 
number of 48, for the same reason stated in Demonstration System 1. Similarly, during 
‘ReadlmageBus’ state, signal ‘'end_compression' will stay ‘0’ until ‘RImgDataCount’ reaches 
number 48. At the same time, after each image data is read out, and send to compression core, 
"RImgDataCount’ will decrease by one, and ‘Raddr’ will increase by 1 for each successful 
operation. If there is compressed data available on output, the process goes to ‘WritelmagBus’, 
where "Waddr’ will increase by one for each successful operation. When no compressed data 
needs to be written back to DDR, the process turns back to ‘ReadlmageBus’ to continue reading
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the image data. When the image data are all compressed and the compressed data have been 
written back to DDR, the process goes back to idle.
HDL
—  //Switch between LEONS AHB Bus and Image Bus—
sel etrl : process (rst ahb, ahbsil.hsel(hindex), ahbsi2.hsel(hindex))
variable selector: std_logic_vector(l downto 0);
begin
selector:=ahbsi 1 .hsel(hindex) & ahbsi2.hsel(hindex);
if rst_ahb='0' then 
sell<='l'; 
sel2<='0';
else
case selector is
when "00" =>
sell<= 'r; 
sel2<='0'; 
when "01" =>
sell<='0'; 
sel2<='l'; 
when "10" =>
sell <='!'; 
sel2<='0'; 
when "11" =>
sell<=sell; 
sel2<=sel2; 
when others =>
s e l l< - 1'; 
sel2<='0';
end case;
end if; 
end process sel etrl;
ahbsi <=ahbsil when s e l l - l '  else ahbsi2; 
ahbsol<=ahbso when s e l l - 1' else ahbso retry; 
ahbso2<=ahbso when sel2='l' else ahbso retry;
Figure 7-8: H D L Code for Switching Memory Control between LEONS AHB Bus and Image Bus
A slave interface to Image Bus is added to the DDR controller as shown in Figure 7-3. Thus, the 
access of DDR data memory to both LEONS AHB bus and eompression eore Image Bus is 
achieved using a switch controlled by a lateh design as shown in Figure 7-8.
7.2.2 Demonstration System 2 - Working Flow and Results
The image data are downloaded from Host PC through the UART debug link and the AHB bus to 
the.DDR memory on the board as this board has no camera input.
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The DDR controller switch is under the control of the LE0N3 processor. The interactions among 
the LE0N3 processor, the compression core and the memory during one compression round are 
described as the followings:
Step (a): LEON3 supplies the compression eore with three pieces of data: the starting address of 
the image data, the number of the image pixels, and the starting memory address where the 
eompression eore will write back the compressed data. GRMON has been used to fulfil this task, 
as shown in the top half of Figure 7-9.
Step (b): Then LEON3 hands the memory control over to the eompression core. The memory is 
possible to be accessed by both LE0N3 (AMBA Bus) and the compression core (Image Bus), but 
not at the same time. The switch is controlled by LEON3.
Step (c): Now the communication between compression core and DDR2 data memory is locked. 
LE0N3 sends the ''start compression" command to the eompression core, as shown in the bottom 
half of Figure 7-9. The compression core starts to read image data from memory, carries out the 
eompression and concurrently writes back the eompressed data.
Step (d): When the compression core completes the compression, it will write into registers to let 
LE0N3 know the end of the compression and the length of the compressed data. This is realized 
in GRMON, as shown in Figure 7-10.
Step (e): LE0N3 takes over the memory control again, if desired, for example to check the 
eompression results and compressed data.
Figure 7-11(a) shows the actual compressed data stored in DDR memory after reading the 
compressed data back to GRMON, while Figure 7-11(b) shows the simulated compressed data in 
Matlab. As can be seen from Figure 7-11, the eompressed data generated from Matlab and the 
hardware implementation are exactly the same, as expected.
jGrmon  ^ wmem 0x80000600 0x41000000 
iwmem 0x80000604 0x00040000 
wmem 0x8000060c 0x41800000
Grm on>
Grmon>
Grmon>
Grmon  ^ wmem 0x80000608 0x00000200 
wmem 0x80000608 0x00000000
Ormond
Grmon^
Figure 7-9: Set Registers & Send command using GRMON
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0x80000600 0x41625:300
Compressed 
Data Length
End of 
' Compression
Address
80000600
80000610
80000620
80000630
41000000
0002535
00000000
00000000
00040000
00000000
00000000
00000000
00000200
00000000
00000000
00000000
c - f
41800000
00000000
00000000
00000000
Figure 7-10: Compressed Data Length Register Read back and shown in GRMON
0x80000600 0x41625300 #  i —
Address ( 0 -3  1 4-7 r 8 - b j C-f
î41825300 9a5d2634 540c944c cc766d43 f e 9 1 0 4 2 e  1
41825310 11245800 30blbb2b c9ed2e9a 0ea8bc92
41825320 a239b06f 1933c6ba 94c2561f 47109a86
41825330 e9b5291d b3805dea 76bfOa87 acee6bcb
41825340 a7GOI2dl 88e92a36 e3d9df25 8c3558d4
41825350 33e73a91 84648 lag 2129acc0 9 8 f f f 5 f 4
(a) Compressed data stored in DDR memory
0 0 0 2 5 3 0 0 h : 9À 5D 2 6  3 4  54 OC 9 4  4C CC 76 6D 43 EE 91 0 4  2E ;
0 0 0 2 5 3 lOh: 11 24  5 8  0 0  30 B1 BB 2B C9 ED 2E 9A OE A8 BC 92  ;
0 0 0 2 5 3 2 0 h : A2 39  BO 6F 19 33 C6 BA 94 C2 5 6  IE 47 10 9A 8 6  ;
0 0 0 2 5 3 3 0 h : E9 B5 2 9  ID B3 80 5D EA 76 BE OA 87  AC EE 6B CB ;
0 0 0 2 5 3 4 0 h : À7 60 12 D1 88 E9 2A 3 6  E3 D9 DE 2 5  8C 35 58  D4 ;
0 0 0 2 5 3 5 0 h : 33 E7 3À 9 1  84 64 8 1  A6 21 29 AC CO '
tbl Comoressed data resulted from Matlab simulation
Figure 7-11 : Confirmation o f the Compressed Data
7.3 Conclusions
In this chapter, a reconfigurable LEONS-based SoC platform was proposed for imaging payload 
control and data processing. It was targeted at high-density SRAM FPGAs to achieve real-time 
data processing and a highly integrated system. This SoC architecture with support of ICAP is 
capable of reconfiguring and evolving its peripherals. Protection from SEU was achieved through 
SoC partial reconfiguration, and error-resilience of compression algorithms. By adoption of a data 
router, and a DMA controller, the system design has strong data-routing flexibility and 
redundancy. This SoC design is new and novel, featuring real-time image compression and high 
flexibility and redundancy.
Demonstration system based on a Virtex-4 FPGA has provided a proof of correctness for the real­
time compression capability of the SoC. The lossless compression core developed in Chapter 6 is 
included in the SoC demonstration system. In the SoC, a direct high-speed image bus was 
designed in such way that the compression core is able to send/receive data to/from the memory 
bypassing the LEONS CPU and the AHB bus. The separate Tmage Bus’ has several advantages 
over a DMA design: making the AHB bus available to other modules attached to the bus even 
when compression is in process; connecting the compression core to APB bus instead of AHB,
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which saves the eomplexity and power consumption; achieving even higher data fetching speed to 
mateh the high throughput of the compression eore.
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Chapter 8
8 Summary and Future Work
This chapter firstly summarizes the research work contained in this thesis. Then some suggestions 
for future research are given.
8.1 Summary
Chapter 2 has reviewed the satellite imaging system, from sensors to data storage; has reviewed 
the literature on images eompression algorithms for general natural images, panchromatic satellite 
images, and multispeetral satellite images; and has reviewed the literature related to hardware 
implementation, where GPU, DSP, ASIC, and FPGA platforms, SEU mitigation, and power 
optimization techniques are discussed. A scheme of KLT for spectral decorrelation followed by 2- • 
D image eompression has attracted extensive interest for on-board multispeetral image 
compression. Radiation protected FPGA becomes an applicable platform to achieve real-time 
image eompression.
In Chapter 3, a comprehensive survey has been undertaken on the compression systems on-board 
current or near future space missions, by focusing on the algorithms used and how they are 
implemented. Analysis and development trends were discussed, with conclusions as shown 
below;
• prediction based and Discrete Cosine Transform (DCT) based eompression techniques 
have dominated the field of on-board image compression with respect to lossless and 
lossy eompression;
• prediction based techniques are still very popular in recent years, for it is the most . 
effective way to achieve lossless data compression that is still a necessary requirement 
for most application scenarios;
• the DWT transform based techniques are going to replace the DCT based ones, for its 
outstanding eompression performance in low bit-rate eompression without unwanted 
block artificial effects;
• FPGA-based implementation will be the leading method, for its high-speed, 
reprogrammable, cheap, and short time-to-market advantages.
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In Chapter 4, based on the analysis and developing trends, a new architecture of an on-board 
image compression system was proposed. The architecture features intelligent pre-processing, 
spectral decorrelation, and different types of compression to account for future needs of remote 
sensing. These pre-processing tasks improve eompression performance or enable the systems to 
make intelligent decisions about the compression process. Pixels of 512 by 512 were selected as 
the optimal size of tiling. Each pre-processing step has positive stimulus to final compression 
performance. BDC technique brings around 5.5% improvements on the compression ratio to 
lossless compression.
The proposed GradPC inter-band registration technique has sub-pixel accuracy, and is more 
robust with failure rate reduced down to around 13% from 44% of conventional Phase 
Correlation. GradPC also has a failure detection mechanism, which detects those eases when 
GradPC fails to find the right displacements. The detection mechanism has zero false-positive 
rates. This failure happens on homogenous areas, such as seawater or heavy clouded areas. These 
areas are normally considered as useless information by most of the end users and are labelled as 
Regions of Non-interest, whieh makes the failure detection mechanism functionally equivalent to 
a simple two-type classifier.
Chapter 5 proposed a new efficient lossless image compression scheme, which combines a new 
V-shape scan technique, modified 2-D/3-D prediction methods, an embedded BDC radiometric 
calibration technique, and the current CCSDS-LDC algorithm. The embedded BDC has low 
implementation cost than BDC technique, while the final compression ratio is getting only 
slightly worse by around 1.1%. The new scan technique embraces the advantages of both 
multidimensional prediction and independent coding on a small region. The multidimensional 
prediction removes both spatial and spectral redundancy, where the 3-Q extension to vertical GAP 
predictor has only added a third gradient - spectral gradient, and one more prediction branch. The 
proposed scheme has low-eomplexity and hence results in low-cost implementation. 
Comprehensive tests on satellite test images show very high efficiency of the proposed scheme. 
On panchromatic test images, the compression ratio is around 3.58 on average. On multispeetral 
images, with the 3-D extension, the eompression ratio is improved from 2.48 to 2.61 on average. 
The nearly constant compression performance even on extremely small size of the independent 
coding region, enables high error-resilience ability, making it the most appearing algorithm for 
space applications.
High-level software modelling of the CCSDS-IDC algorithm in Matlab was validated by 
comparisons of compression results with other implementations. By using the same approach 
described in Chapter 6, it is very promising to convert the software model into hardware 
implementation in a short time.
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In Chapter 6, it was shown that the configurable high-level hardware-aeeelerator model is able to 
generate the most efficient hardware implementation for a particular application scenario. In this 
model, the supreme quantization and multiplier-free optimization techniques reduce the Xilinx 
FPGA slices usage by 13%, replace eight multipliers with simple combinational logic, and reduce 
the power consumption by around 12% for A/ =  8 bits/pixel on a Spartan3 FPGA chip. These 
hardware reductions would be even more significant on a iV = 16 bits/pixel design. The model 
was designed with a fully pipelined architecture, whieh brings a throughput of more than 150 
Msamples/second on a Virtex4 or Virtex5 chip. Evaluation of the hardware acceleration shows 
that it improves the processing speed by around 200 times.
In Chapter 7, a reeonfigurable LE0N3-based SoC platform was proposed for imaging payload 
control and data processing. This SoC architecture with support of ICAP is capable of 
reconfiguring and evolving its peripherals. Protection from SEU was achieved with the partial re- 
eonfigurability of the SoC design, and the error-resilience ability of chosen compression 
algorithms. By adoption of a data router, and a DMA controller, the system design has strong 
data-routing flexibility and redundancy. The lossless eompression core developed in Chapter 6 
was integrated into the SoC as part of data processing module.
Two demonstration systems on two FPGA boards in Chapter 6 and Chapter 7 have provided a 
proof of correctness for the eompression operation and the real-time compression capability of the 
SoC. In the second demonstration system, a direct high-speed image bus was designed in such 
way that the compression core is able to send/receive data to/from the memory bypass the LEON3 
CPU and the AHB bus. The separate ‘Image Bus’ has several advantages over a DMA design: 
making the AHB bus available to other modules attaehed to the bus, even when compression is in 
process; connecting the compression core to APB bus instead of AHB, which saves the 
eomplexity and power consumption; achieving even higher data fetehing speed to mateh the high 
throughput of eompression eore.
8.2 Novelty Claims
O A systematic review of the existing image eompression systems across a large set of space 
missions was carried out, followed by an analysis of algorithms and hardware 
implementations and a summary of development trends. There are no other literature sources 
that give such a comprehensive review of the existing image eompression systems on board 
current or near-future space missions.
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A new architecture of an on-board image eompression system was proposed, which consists 
of a number of modules such as tiling, radiometric calibration, inter-band registration, 
spectral decorrelation, different types of eompression, etc. It is the first time that such system 
architecture is applied to on-board image compression. The optimal tiling size was derived 
from lossless and lossy eompression with and without radiometric calibration, which has 
never been done before. For the first time, a systematic investigation of the odd/even non- 
uniformity in the images of linear CCD arrays of push-broom imaging system was carried 
out. The comparison between Brightness Difference Compensation and Simple Radiometric 
Calibration has,never been done before.
A new automatic and robust inter-band registration technique was proposed, which is able to 
function as a simple two-type classifier. GradPC is a novel inter-band registration technique. 
For the first time, the variations of band displacements over image(s) were explored.
An efficient lossless image compression algorithmic scheme for panchromatic and 
multispeetral images based on CCSDS-LDC was developed. This proposed lossless 
compression scheme is novel, featuring efficiency, low-complexity, and error-resilience 
ability.
A new configurable high-level hardware accelerator model of the lossless compression 
algorithm was developed, which is able to generate thé most efficient hardware 
implementation for a particular application scenario. This high-level configurable model is a 
novel achievement, featuring efficient hardware resources usage and high data throughput.
Two novel optimization techniques - supreme quantization and multiplier-free, for the 
hardware accelerator design were proposed, as a result of whieh a significant reduction of 
implementation resources and power consumption was achieved. For the first time, these 
techniques were applied to the lossless eompression algorithm.
Software modelling of a candidate lossy image compression algorithm (CCSDS-IDC) in a 
high-level language was carried out. It is the first time that this algorithm is modelled in 
Matlab. It is very promising to convert the software model into an efficient hardware 
implementation.
A reeonfigurable SoC design for payload control and data processing, integrating the lossless 
eompression hardware accelerator was implemented. This novel SoC design features real­
time image compression and strong data-routing flexibility and redundancy.
The correctness of the compression core operation and the real-time compression capability 
of the SoC was verified via two demonstration systems. It is the first time that the CCSDS- 
LDC has been implemented on a FPGA. It is the first time that the CCSDS-LDC
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compression was integrated with a LEON-3 based SoC design. In the SoC demonstration 
design, a direct high-speed image bus has several advantages over a DMA design.
8.3 Future Work
Based on the efforts initiated in this research program, the following areas are proposed as logical 
extensions for future development of this technology area.
In-depth Evaluation and Hardware Accelerator design for Lossy Compression of 
Pan/Multispectral Images
In the proposed compression system in Chapter 4, CCSDS Image Data Compression (CCSDS- 
IDC) recommendation, suitable for space applications, is chosen for lossy image eompression, as 
it eould achieve performance similar to JPEG2000, while having less complexity. A Matlab 
modelling for CCSDS-IDC algorithm is presented in Section 5.2. More in-depth evaluation of this 
algorithm is necessary. Although the trade-off between reconstructed image quality and 
compressed data volume for each segment can be controlled by ‘SegByteLimit’, ‘DCStop’, 
‘BitPlaneStop’, and ‘StageStop’, it is an open issue for how exactly to set up these controls and 
how to adaptively change these controls among different segments. A more optimized data 
rate/image quality control could achieve better compression performances. This optimization can 
be speeifieally made for a specific mission.
Besides, the software model, developed in Section 5.2, eould be adopted as the starting point of its 
hardware accelerator design, by using the same approach described in Chapter 6.
Optimization for Power Consumption of the SoC design
As an application developer, the author has used some basic techniques, like pipelining, word- 
length optimization, and clock gating. Besides these, there are parameterised compression core 
and run-time reconfiguration in the system as well. Techniques that haven’t been explored include 
dynamic supply voltage [245], soft processor (LE0N3) optimization [246], glitches removing 
[150] and etc. These are all very promising techniques.
Hyperspectral Image Data Compression
Hyperspectral image data eompression is not considered in this thesis. Hyperspectral images 
typically have clumsily huge data volume. However, it comes with a high degree of spectral as 
well as spatial correlation. Therefore, data compression can significantly reduce its data volumes 
to more manageable size for storage and transmission.
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Although the deeorrelation performance of KLT to multispeetral images is not that great shown in 
Section 4.2.3.2, it is expected [51] and proved [247] that KLT is much more efficient to de- 
eorrelate hyperspectral image data. KLT plus JPEG2000 technique is shown as the state-of-the-art 
for hyperspectral image compression [247].
PCA or KLT is a linear combination of all the original hyperspectral bands. Sparse transforms 
[248] reduce the data volume/dimensionality without loss of critical information; or it provides 
accurate representation of the data in a low dimensional space. Moreover, hyperspectral data 
classification is still possible on reduced dimension data. Therefore, it is very interesting to see the 
eompression performance of Sparse PCA.
In [249], the theory of optimum linear prediction and the concept of partial correlation 
coefficients are used to provide a simple theoretical framework for understanding the following 
two questions: where spectral interband information is concentrated in hyperspectral data and how 
this information can be effectively and efficiently exploited. The partial correlation coefficient 
matrix has revealed that only neighbouring bands have a strong linear dependence. Each band 
brings some new information, which is very Tittle’ though. It would be very interesting to dig 
more to see how to apply it to hyperspectral image eompression.
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A. Karhunen-Loeve Transform
The Karhunen-Loeve Transform transform (KTL), or called Principal Components Analysis 
(PCA) is a data-dependent transform, unlike related orthogonal transforms such as the discrete 
cosine transform. In other words, it has to be re-calculated for each image block/set to which it is 
applied. What exactly KLT transform is will be briefly introduced in the followings.
If there is a multispectral image with D bands, each of size M * N, then form the column vectors 
Xk=(xy, Xi/, ..., Xif’)  for k = 0,1, ...,M  * N — 1,1 = 0,1,..., M — 1, and j  = 0,1, ...N — 1.
Calculate the sample mean vector:
Use a computational formula to create the sample covariance matrix by:
^ M N - l
Q “ Q “ ^ x ' ^ x
It is important to note that has rank D, which being the number of bands in an ensemble is, in 
practice, usually below ten.
Form the eigenvector set:
1 ^ M A -l
where are the eigenvectors with associated eigenvalue set and k =  0,1,..., D — 1
Finally, the KLT kernel is a unitary matrix, V, whose columns, vectors w* (arranged in descending 
order of eigenvalue amplitude), are used to transform each zero-meaned vector:
y/c = V^(Xk-mk)  (A-4)
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B. Low-Power Techniques for FPGAs
Using coarse-grained embedded blocks
Basic
Techniques
Pipelining
Word-length optimization
Clock gating
Application Dynamic voltage
developers Run-time Run-time reconfiguration + Word-length optimisation
reconfiguration Run-time reconfiguration + different design
Instruction set extension
Soft processors Power-aware scheduling
Instruction recoding
Triple gate oxide technology
Low-k dielectric between metal layers
Lowering supply voltage
Commercial Increase the size of LUT
Devices Increase the number of neighbouring logic blocks reachable in one or two hops, 
through modification routing architecture
Embedded memories, adders, multipliers
Flash-based FPGA (actel IGLOO)
Energy efficient routing
Power-gating
FPGA Register file elimination
circuit/architecture Efficient instruction fetch
design Delay insertion to eliminate glitching
Parameterized clock network framework and clock-aware placement techniques;
available in VPR CAD tool
FPGA power 
modelling
Vector-less power modelling
Power modelling after simulation
High-level power models (macro-models)
Synthesis
Smaller multiplexers
Low-Vdd to more operations
CAD
Map
Pack more high-activity nodes into LUT
Put more small(low fan-out) and high-activity LUT into cluster
Place&Route Reduce the distance o f high-activity wires; route them directly
System-level
Deep-sleep processor + CPLD monitoring
Task schedules
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C. A Selection of Test Images
A  selection o f  test im ages is listed  here, w ith im age size, tim e and location o f  this capture, and its 
sensor and the satellite.
C. 1 Eight Panchromatic Images captured from Beijing-1
(P an l) Nov 2005, Al Kuwayt (Kuwait), 6144x6056 (Pan2) Feb 2006, De Aar (South Africa), 6144x6056
■V:
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(Pan3) Dec 2005, G loucester (UK), 18432x6056 (Pan4) Dec 2005, Cairo (Egypt), 43008x6056
m
m
m
£ 1
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Appendix C. A Selection o f Test Images
(Pan5) Feb 2006, Tehran (Iran), 18432x6056 (Pan6) Jan 2006, Lisbon (Portugal), 30720x6056
mm#
a
A*'!:/?*-
4
201
Appendix C. A Selection o f Test Images
(Pan?) Feb 2006, Gaza Strip, 12288x6056 (PanS) Feb 2006, Bahrain, 12288x6056
f
202
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C.2 Sixteen Multispectral Images captured from UK-DMC
(M SI ) Apr 2004, Thuringen (Germany) 7126x4484 (MS2) Oct 2003, San Bernardino (USA), 7500x2500
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M ay 2004, English Channel: 
(M S3) 15636x7768 (Port bank) (M S4) 15636x5740 (S tarboard  bank)
I
■ - -
.  A  ^  V
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May 2004, Detroit (USA): 
(MS5) 7983x2600 (Port bank) (MS6) 7983x4592 (Starboard bank)
.-J '
0 , 0,0n - . ' 1V4
0 . 0 0  \D  -kOrt o  ^ g l  : O  o
o  : o  ' " ^ 6
o  o  D  ' - n
O : o \
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May 2004, Fukuoka (Japan): 
(MS7) 10396x8304 (Port bank) (MS8) 10396x7664 (Starboard bank)
■ . I ' iii  1
A  i A  A i A  {A  I A  I A  '
A  ; A  I A } A  y A  ; A A  I A  A | A U A > A
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(MS9) Aug 2004, Santiago (Chile) 5545x5800 (MS 10) July 2004, Nevada (USA), 4856x4904
%
A A
' ■
i ^ H
m
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March 2004, Ayers Rock (Australia): 
(MS 11) 16250x10000 (Port bank) (MS12) 16250x10000 (Starboard bank)
S*1 6 ' ' *
. 'i
'’f- Wt4
' T
MM
' t
<. «' i* Vj^  ir 'Cl r  -■ W
2 0 8
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July 2004, West Australia:
(MS 13) 16250x10000 (Port bank) (MS 14) 16250x10000 (Starboard bank)
m
m
1
I
»
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Sept. 2004, Morecambe Bay (UK): 
(MS 15) 6955x5316 (Port bank) (MS 16) 6955x2976 (Starboard bank)
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D. Xilinx AccelDSP
D. 1 AccelDSP Synthesis
The author has encountered many problems, during the conversion from a floating-point 
design to a fixed-point design and from a flxed-point design to a RTL HDL design. There is 
a specific programming style for the floating-point design; otherwise, the tool will give you 
some trouble during the conversions. What makes the things worse is the error message, 
which does not give any information at all, for instance “#(E-ERR-0009): Failed to 
generate RTL model from flxed-point design for unknown reasons! Explanation: 
Please contact Customer Support”.
Three guidelines are given here. They are what the author has summarized based on 
problems occurred during the process of development.
• No multiple assignments: If there are multiple assignments to one variable, 
concurrently, there will be some confusion.
• Be carefril of the sequence of statements between variable’s assignment and its 
usage. If you want to insert one clock delay between them, put usage statement 
before assignment statement.
• Optimization: Try to optimise the design structure firstly. Then try to optimise the 
quantizer of input signals, output signals and variables.
D.2 “Out of Memory” Problem
When running the Generate RTL step, error messages occur: "E-ERR-0009): Failed to 
generate RTL model from flxed-point design for unknown reasons!" or "Out of memory". 
This usually happens when a design goes large enough to fill in all the 2GB memory
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supported by AccleDSP, (or 3GB, if you have added the /3GB switch in the Operating 
System')
Xilinx [250] has suggested “To work around this issue, you will need to modify your 
design and possible the design approach, emphasizing a reduction in consuming memory 
during Generate -rtf”, and “Typically, there is a strong correlation between memory 
consumption and Array Size, the number of functions that are called, unrolling FOR Loops, 
and the bit-width for representing the MATLAB variables in the Fixed Point 
Representation. Each of these topics have their own approach for reducing memory 
consumption.” Xilinx has given four approaches respectively on [250].
What if the design cannot be optimized anymore or you do not really want to modify it at 
all due to the design’s requirement. Another solution is to install AccelDSP on a 64-bit 
Operating System, and modify AccelDSP executable file to support larger memory usage. 
The truth is that AccelDSP as a 32bit application doesn't support over 2GB memory usage 
in any OS, Windows XP or Windows Server 2008, regardless of 32-bit version or 64-bit 
version. What I have done is modifying the "AccelDSP.exe" executable file, to make it 
support over 2GB memory usage. And after the modification, it could support up to 3GB in 
the WinXP(32-bit) and 4GB in the WinServer2008(64-bit). The utilities that are used to do 
the modification are "editbin.exe" and "dumpbin.exe", which come with VisualStudio2008. 
To modify “AccelDSP.exe”, one can use the following command: “editbin.exe 
/LARGEADDRESSAWARE AccelDSP.exe”. To check the setting, one can use this 
following command: “dumpbin.exe /headers AccelDSP.exe”. It has been successfully 
modified, if you see “Application can handle large (>2GB) addresses” among other 
settings.
D.3 Quantization Rules
Some quantization rules are applied to inputs and other variables whose quantization 
AccelDSP doesn’t infer correctly. They are listed below for N — Sbits jp ixel.
 ^"How to Set the /3GB Startup Switch in Windows" can be found through the following link : 
http://technet.microsoft.com/en-us/library/bbl24810.aspx
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SetDirective -quantize ufixed floor wrap 8 0}}
SetDireetive -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDireetive -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDireetive -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDireetive -quantize ufixed floor wrap 8 0}}
SetDireetive -quantize ufixed floor wrap 8 0}}
SetDireetive -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDireetive -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor v&rap 8 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDireetive -quantize ufixed floor wrap 8 0}}
SetDireetive -quantize ufixed floor wrap 3 0}}
SetDirective -quantize ufixed floor wrap 3 0}}
SetDireetive -quantize ufixed floor wrap 3 0}}
SetDireetive -quantize ufixed floor wrap 3 0}}
SetDireetive -quantize ufixed floor wrap 3 0}}
SetDireetive -quantize ufixed floor wrap 3 0}}
SetDireetive -quantize ufixed floor wrap 3 0}}
SetDirective -quantize ufixed floor wrap 3 0}}
SetDireetive -quantize ufixed floor wrap 3 0}}
SetDirective -quantize ufixed floor wrap 3 0}}
SetDirective -quantize ufixed floor wrap 3 0}}
SetDireetive -quantize ufixed floor wrap 3 0}}
SetDireetive -quantize ufixed floor wrap 3 0}}
SetDirective -quantize ufixed floor wrap 3 0}}
SetDirective -quantize ufixed floor wrap 3 0}}
SetDirective -quantize ufixed floor wrap 3 0}}
SetDirective -quantize ufixed floor wrap 7 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 7 0 } }
SetDirective -quantize ufixed floor wrap 7 0 } }
SetDirective -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDireetive -quantize ufixed floor wrap 1 0}}
SetDireetive -quantize ufixed floor wrap 1 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 4 0 } }
SetDirective -quantize ufixed floor wrap 8 0}}
SetDirective -quantize ufixed floor wrap 6 0 }}
{for n.CCSDS_LDC.Bitstream2Byte.Variables.bits_stream_tmp_length} 
{for n.CCSDS_LDC.Coder.Variables.Code_length}
{for n .C C SD SL D C .C oder.V ariables.L FSalltm pD l}
{for n.C C SD SL D C .C oder.V ariables.L FSalltm pD l 0}
{for n .C C SD SLD C .C oder.V ariables.L FSalltm pD l 1}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpD12}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpD13}
{for n.C C SD SL D C .C oder.V ariables.L FSalltm pD l 4}
{for n .C C SD SLD C .C oder.V ariables.L FSalltm pD l 5}
{for n.C C SD SL D C .C oder.V ariables.L FSalltm pD l 6}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpD2}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpD3}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpD4}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpD5}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpD6}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpD7}
{for n.CCSDSLDC.Coder. Variables.L_FS_all_tinpD8}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpD9}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpDfloorDl}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpDfloorD10}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpDfIoorDl 1}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpDfloorD12}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpDfloorD13}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpDfloorD14}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpDfloorD15}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpDfloorD16}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpDfloorD2}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpDfloorD3}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpDfloorD4}
{for n.CCSDS_LDC.Coder.Variables.L_FS_all_tmpDfloorD5}
{for n.CCSDS_LDC.Coder. Variables.L_FS_all_tmpDfioorD6}
{for n.CCSDSLDC.Coder. Variables. L_FS_all_tmpDfloorD7} 
{forn.CCSDS_LDC.Coder.Variables.L_FS_all_tmpDfloorD8} 
{forn.CCSDS_LDC.Coder.Variables.L_FS_all_tmpDfloorD9}
{for n.CCSDSLDC.C oder.Variables.Lalladd}
{for n.CCSDSLDC.Coder.Variables.ZeroCodesRef}
{for n.CCSDS LDC.Coder.Variables.ZeroCodes eounter}
{for n.CCSDSLDC.Coder.Variables.ZeroCodeslength}
{for n.CCSDS_LDC.Coder.Variables.tap_delay_R}
{forn.CCSDSLDC.C oder.Variables.tapdelayRR}
{forn.CCSDS_LDC.Ports.Inputs.RefIntervalValuae}
{for n.CCSDSLDC.Ports.Inputs.a}
{for n.CCSDSLDC.F’orts.Inputs.endcompression}
{for n.CCSDS LDC.Ports.Inputs.load}
{for n.CCSDS_LDC.PreProcessing.Poi1s.Outputs.y_out}
{for n.CCSDSLDC.PreProeessing.Variables.y} 
{forn.CCSDSLDC.myeountei-s.Variables.R}
{for n.CCSDSLDC.mycounters.Variables.counterJ} 
{forn.CCSDSLDC.myeountei’s.Variables.counterR} 
{forn.CCSDS_LDC.inyeountei-s.Variables.counterS}
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